## Lecture No. 14

## LECTURE OUTLINE

7-2 Flip-Flops (Continued)
7-3 Flip-Flop Operating Characteristics
7-4 Flip-Flop Applications

## J-K Flip-Flop

Figure 7-23 shows the basic internal logic for a positive edge-triggered J-K flip-flop. The $Q$ output is connected back to the input of gate $G_{2}$, and the $\bar{Q}$ output is connected back to the input of gate $G_{1}$. The two control inputs are labeled $J$ and $K$ in honor of Jack Kilby, who invented the integrated circuit. A J-K flip-flop can also be of the negative edge-triggered type, in which case the clock input is inverted.


FIGURE 7-23 A simplified logic diagram for a positive edge-triggered J-K flip-flop.

Let's assume that the flip-flop in Figure $7-24$ is RESET and that the $J$ input is HIGH and the $K$ input is LOW rather than as shown. When a clock pulse occurs, a leading-edge spinkecated by (1) is passed through gate $G_{1}$ because $\bar{Q}$ is HIGH and $J$ is HIGH. This will cause the latch portion of the flip-flop to change to the SET state. The flip-flop is now SET.


FIGURE 7-24 Transitions illustrating flip-flop operation.

If you make $J$ LOW and $K$ HIGH, the next clock spike indicated by (2) will pass through gate $G_{2}$ because $Q$ is HIGH and $K$ is HIGH. This will cause the latch portion of the flip-flop to change to the RESET state.

If you apply a LOW to both the $J$ and $K$ inputs, the flip-flop will stay in its present state when a clock pulse occurs. A LOW on both $J$ and $K$ results in a no-change condition.

When both the $J$ and $K$ inputs are HIGH and the flip-flop is RESET, the HIGH on the $\bar{Q}$ enables gate $G_{1}$; so the clock spike indicated by (3) passes through to set the flip-flop. Now there is a HIGH on $Q$, which allows the next clock spike to pass through gate $G_{2}$ and reset the flip-flop.

As you can see, on each successive clock spike, the flip-flop toggles to the opposite state. Figure 7-24 illustrates the transitions when the flip-flop is in the toggle mode. A J-K flip-flop connected for toggle operation is sometimes called a $T$ flip-flop.

## Asynchronous Preset and Clear Inputs

For the flip-flops just discussed, the $D$ and $J-K$ inputs are called synchronous inputs because data on these inputs are transferred to the flip-flop's output only on the triggering edge of the clock pulse; that is, the data are transferred synchronously with the clock.


FIGURE 7-25 Logic symbol for a D flip-flop with active-LOW preset and clear inputs.

Most integrated circuit flip-flops also have asynchronous inputs. These are inputs that affect the state of the flip-flop independent of the clock. They are normally labeled preset $(P R E)$ and clear $(C L R)$, or direct set $\left(S_{D}\right)$ and direct reset $\left(R_{D}\right)$ by some manufacturers. An active level on the preset input will set the flip-flop, and an active level on the clear input will reset it. A logic symbol for a D flip-flop with preset and clear inputs is shown in Figure 7-25. These inputs are active-LOW, as indicated by the bubbles. These preset and clear inputs must both be kept HIGH for synchronous operation. In normal operation, preset and clear would not be LOW at the same time.

Figure 7-26 shows the logic diagram for an edge-triggered D flip-flop with active-LOW preset $(\overline{P R E})$ and clear $(\overline{C L R})$ inputs. This figure illustrates basically how these inputs work. As you can see, they are connected so that they override the effect of the synchronous input, $D$ and the clock.


FIGURE 7-26 Logic diagram for a basic D flip-flop with active-LOW preset and clear inputs.

## EXAMPLE 7-7

For the positive edge-triggered D flip-flop with preset and clear inputs in Figure 7-27, determine the $Q$ output for the inputs shown in the timing diagram in part (a) if $Q$ is initially LOW.

(a)


FIGURE 7-27 Open file F07-27 to verify the operation.

## Solution

1. During clock pulses 1,2 , and 3 , the preset $(\overline{P R E})$ is LOW, keeping the flip-flop SET regardless of the synchronous $D$ input.
2. For clock pulses $4,5,6$, and 7 , the output follows the input on the clock pulse because both $\overline{P R E}$ and $\overline{C L R}$ are HIGH.
3. For clock pulses 8 and 9 , the clear $(\overline{C L R})$ input is LOW, keeping the flip-flop RESET regardless of the synchronous inputs.

The resulting $Q$ output is shown in Figure 7-27(b).

## Related Problem

If you interchange the PRE and CLR waveforms in Figure 7-27(a), what will the $Q$ output look like?

Let's look at two specific edge-triggered flip-flops. They are representative of the various types of flip-flops available in fixed-function IC form and, like most other devices, are available in CMOS and in bipolar (TTL) logic families.

Also, you will learn how VHDL is used to describe the types of flip-flops.

## EXAMPLE 7-8

The $1 J, 1 K, 1 \mathrm{CLK}, 1 \overline{P R E}$, and $1 \overline{C L R}$ waveforms in Figure 7-30(a) are applied to one of the negative edge-triggered flip-flops in a $74 \mathrm{HC1} 12$ package. Determine the $1 Q$ output waveform.


FIGURE 7-30

## Solution

The resulting $1 Q$ waveform is shown in Figure 7-30(b). Notice that each time a LOW is applied to the $1 \overline{P R E}$ or $1 \overline{C L R}$, the flip-flop is set or reset regardless of the states of the other inputs.

## Related Problem

Determine the $1 Q$ output waveform if the waveforms for $1 P R E$ and $1 C L R$ are interchanged.

## SECTION 7-2 CHECKUP

1. Describe the main difference between a gated $D$ latch and an edge-triggered $D$ flipflop.
2. How does a J-K flip-flop differ from a D flip-flop in its basic operation?
3. Assume that the flip-flop in Figure 7-22 is negative edge-triggered. Describe the output waveform for the same CLK and $D$ waveforms.

## 7-3 Flip-Flop Operating Characteristics

The performance, operating requirements, and limitations of flip-flops are specified by several operating characteristics or parameters found on the data sheet for the device. Generally, the specifications are applicable to all CMOS and bipolar (TTL) flip-flops.

## Propagation Delay Times

A propagation delay time is the interval of time required after an input signal has been applied for the resulting output change to occur. Four categories of propagation delay times are important in the operation of a flip-flop:

1. Propagation delay $t_{P L H}$ as measured from the triggering edge of the clock pulse to the LOW-to-HIGH transition of the output. This delay is illustrated in Figure 7-31(a).
2. Propagation delay $t_{P H L}$ as measured from the triggering edge of the clock pulse to the HIGH-to-LOW transition of the output. This delay is illustrated in Figure 7-31(b).


FIGURE 7-31 Propagation delays, clock to output.
3. Propagation delay $t_{P L H}$ as measured from the leading edge of the preset input to the LOW-to-HIGH transition of the output. This delay is illustrated in Figure 7-32(a) for an active-LOW preset input.
4. Propagation delay $t_{P H L}$ as measured from the leading edge of the clear input to the HIGH-to-LOW transition of the output. This delay is illustrated in Figure 7-32(b) for an active-LOW clear input.


FIGURE 7-32 Propagation delays, preset input to output and clear input to output.

## Set-up Time

The set-up time $\left(t_{s}\right)$ is the minimum interval required for the logic levels to be maintained constantly on the inputs ( $J$ and $K$, or $D$ ) prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop. This interval is illustrated in Figure 7-33 for a D flip-flop.


FIGURE 7-33 Set-up time $\left(t_{s}\right)$. The logic level must be present on the $D$ input for a time equal to or greater than $t_{s}$ before the triggering edge of the clock pulse for reliable data entry.

## Hold Time

The hold time $\left(t_{h}\right)$ is the minimum interval required for the logic levels to remain on the inputs after the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop. This is illustrated in Figure 7-34 for a D flip-flop.


FIGURE 7-34 Hold time ( $t_{h}$ ). The logic level must remain on the $D$ input for a time equal to or greater than $t_{h}$ after the triggering edge of the clock pulse for reliable data entry.

## Maximum Clock Frequency

The maximum clock frequency $\left(f_{\max }\right)$ is the highest rate at which a flip-flop can be reliably triggered. At clock frequencies above the maximum, the flip-flop would be unable to respond quickly enough, and its operation would be impaired.

## Pulse Widths

Minimum pulse widths $\left(t_{W}\right)$ for reliable operation are usually specified by the manufacturer for the clock, preset, and clear inputs. Typically, the clock is specified by its minimum HIGH time and its minimum LOW time.

## Power Dissipation

The power dissipation of any digital circuit is the total power consumption of the device. For example, if the flip-flop operates on $\mathrm{a}+5 \mathrm{~V}$ dc source and draws 5 mA of current, the power dissipation is

$$
P=V_{\mathrm{CC}} \times I_{\mathrm{CC}}=5 \mathrm{~V} \times 5 \mathrm{~mA}=25 \mathrm{~mW}
$$

The power dissipation is very important in most applications in which the capacity of the dc supply is a concern. As an example, let's assume that you have a digital system that requires a total of ten flip-flops, and each flip-flop dissipates 25 mW of power. The total power requirement is

$$
P_{\mathrm{T}}=10 \times 25 \mathrm{~mW}=250 \mathrm{~mW}=0.25 \mathrm{~W}
$$

This tells you the output capacity required of the dc supply. If the flip-flops operate on +5 V dc , then the amount of current that the supply must provide is

$$
I=\frac{250 \mathrm{~mW}}{5 \mathrm{~V}}=50 \mathrm{~mA}
$$

You must use a +5 V dc supply that is capable of providing at least 50 mA of current.

## Comparison of Specific Flip-Flops

Table 7-4 provides a comparison, in terms of the operating parameters discussed in this section, of four CMOS and bipolar (TTL) flip-flops of the same type but with different IC families (HC, AHC, LS, and F).

TABLE 7-4
Comparison of operating parameters for four IC families of flip-flops of the same type at $25^{\circ} \mathrm{C}$.

|  | CMOS |  | Bipolar (TTL) |  |
| :--- | :---: | :---: | :---: | :---: |
| Parameter | $\mathbf{7 4 H C 7 4 A}$ | $\mathbf{7 4 A H C 7 4}$ | 74LS74A | $\mathbf{7 4 F 7 4}$ |
| $t_{\text {PHL }}($ CLK to $Q)$ | 17 ns | 4.6 ns | 40 ns | 6.8 ns |
| $t_{P L H}($ CLK to $Q)$ | 17 ns | 4.6 ns | 25 ns | 8.0 ns |
| $t_{P H L}(\overline{C L R}$ to $Q)$ | 18 ns | 4.8 ns | 40 ns | 9.0 ns |
| $t_{P L H}(\overline{P R E}$ to $Q)$ | 18 ns | 4.8 ns | 25 ns | 6.1 ns |
| $t_{s}($ set-up time $)$ | 14 ns | 5.0 ns | 20 ns | 2.0 ns |
| $t_{h}($ hold time $)$ | 3.0 ns | 0.5 ns | 5 ns | 1.0 ns |
| $t_{W}($ CLK HIGH) | 10 ns | 5.0 ns | 25 ns | 4.0 ns |
| $t_{W}(\overline{\text { CLK LOW })}$ | 10 ns | 5.0 ns | 25 ns | 5.0 ns |
| $t_{W}(\overline{C L R} / \overline{P R E})$ | 10 ns | 5.0 ns | 25 ns | 4.0 ns |
| $f_{\text {max }}$ | 35 MHz | 170 MHz | 25 MHz | 100 MHz |
| Power, quiescent | 0.012 mW | 1.1 mW |  |  |
| Power, $50 \%$ duty cycle |  |  | 44 mW | 88 mW |

## SECTION 7-3 CHECKUP

1. Define the following:
(a) set-up time
(b) hold time
2. Which specific flip-flop in Table 7-4 can be operated at the highest frequency?

## 7-4 Flip-Flop Applications

In this section, three general applications of flip-flops are discussed to give you an idea of how they can be used. In Chapters 8 and 9, flip-flop applications in registers and counters are covered in detail.

## Parallel Data Storage

A common requirement in digital systems is to store several bits of data from parallel lines simultaneously in a group of flip-flops. This operation is illustrated in Figure 7-35(a) using four flip-flops. Each of the four parallel data lines is connected to the $D$ input of a flip-flop. The clock inputs of the flip-flops are connected together, so that each flip-flop is triggered by the same clock pulse. In this example, positive edge-triggered flip-flops are used, so the data on the $D$ inputs are stored simultaneously by the flip-flops on the positive edge of the clock, as indicated in the timing diagram in Figure 7-35(b). Also, the asynchronous reset $(R)$ inputs are connected to a common $\overline{C L R}$ line, which initially resets all the flip-flops.


FIGURE 7-35 Example of flip-flops used in a basic register for parallel data storage.

This group of four flip-flops is an example of a basic register used for data storage. In digital systems, data are normally stored in groups of bits (usually eight or multiples thereof) that represent numbers, codes, or other information. Registers are covered in Chapter 8.

## Frequency Division

Another application of a flip-flop is dividing (reducing) the frequency of a periodic waveform. When a pulse waveform is applied to the clock input of a D or J-K flip-flop that is connected to toggle ( $D=\bar{Q}$ or $J=K=1$ ), the $Q$ output is a square wave with one-half the frequency of the clock input. Thus, a single flip-flop can be applied as a divide-by-2 device, as is illustrated in Figure $7-36$ for both a D and a J-K flip-flop. As you can see in part (c), the flip-flop changes state on each triggering clock edge (positive edge-triggered in this case). This results in an output that changes at half the frequency of the clock waveform.

(c)

FIGURE 7-36 The D flip-flop and J-K flip-flop as a divide-by-2 device. $Q$ is one-half the frequency of CLK. Open file F07-36 and verify the operation.

Further division of a clock frequency can be achieved by using the output of one flipflop as the clock input to a second flip-flop, as shown in Figure 7-37. The frequency of the $Q_{A}$ output is divided by 2 by flip-flop B. The $Q_{B}$ output is, therefore, one-fourth the frequency of the original clock input. Propagation delay times are not shown on the timing diagrams.

FIGURE 7-37 Example of two $D$ flip-flops used to divide the clock frequency by 4. $Q_{A}$ is one-half and $Q_{B}$ is one-fourth the frequency of CLK. Open file F07-37 and verify the operation.


By connecting flip-flops in this way, a frequency division of $2^{n}$ is achieved, where $n$ is the number of flip-flops. For example, three flip-flops divide the clock frequency by $2^{3}=8$; four flip-flops divide the clock frequency by $2^{4}=16$; and so on.

## Counting

Another important application of flip-flops is in digital counters, which are covered in detail in Chapter 9. The concept is illustrated in Figure 7-40. Negative edge-triggered J-K flip-flops are used for illustration. Both flip-flops are initially RESET. Flip-flop A toggles on the negative-going transition of each clock pulse. The $Q$ output of flip-flop A clocks flip-flop B, so each time $Q_{A}$ makes a HIGH-to-LOW transition, flip-flop B toggles. The resulting $Q_{A}$ and $Q_{B}$ waveforms are shown in the figure.

Observe the sequence of $Q_{A}$ and $Q_{B}$ in Figure 7-40. Prior to clock pulse 1, $Q_{A}=0$ and $Q_{B}=0$; after clock pulse $1, Q_{A}=1$ and $Q_{B}=0$; after clock pulse $2, Q_{A}=0$ and $Q_{B}=1$; and after clock pulse $3, Q_{A}=1$ and $Q_{B}=1$. If we take $Q_{A}$ as the least significant bit, a 2-bit sequence is produced as the flip-flops are clocked. This binary sequence repeats every four clock pulses, as shown in the timing diagram of Figure 7-40. Thus, the flip-flops are counting in sequence from 0 to $3(00,01,10,11)$ and then recycling back to 0 to begin the sequence again.

## EXAMPLE 7-9

Develop the $f_{\text {out }}$ waveform for the circuit in Figure $7-38$ when an 8 kHz square wave input is applied to the clock input of flip-flop A.


FIGURE 7-38

## Solution

The three flip-flops are connected to divide the input frequency by eight $\left(2^{3}=8\right)$ and the $Q_{C}\left(f_{\text {out }}\right)$ waveform is shown in Figure 7-39. Since these are positive edge-triggered flip-flops, the outputs change on the positive-going clock edge. There is one output pulse for every eight input pulses, so the output frequency is 1 kHz . Waveforms of $Q_{A}$ and $Q_{B}$ are also shown.


FIGURE 7-39

## Related Problem

How many flip-flops are required to divide a frequency by thirty-two?


FIGURE 7-40 J-K flip-flops used to generate a binary count sequence (00, 01, 10, 11). Two repetitions are shown.

## EXAMPLE 7-10

Determine the output waveforms in relation to the clock for $Q_{A}, Q_{B}$, and $Q_{C}$ in the circuit of Figure 7-41 and show the binary sequence represented by these waveforms.


FIGURE 7-41

## Solution

The output timing diagram is shown in Figure 7-42. Notice that the outputs change on the negative-going edge of the clock pulses. The outputs go through the binary sequence $000,001,010,011,100,101,110$, and 111 as indicated.


FIGURE 7-42

## Related Problem

How many flip-flops are required to produce a binary sequence representing decimal numbers 0 through 15 ?

## SECTION 7-4 CHECKUP

1. What is a group of flip-flops used for data storage called?
2. How must a D flip-flop be connected to function as a divide-by-2 device?
3. How many flip-flops are required to produce a divide-by- 64 device?
