## Lecture No. 11

## LECTURE OUTLINE

## 6-3 Ripple Carry and Look-Ahead Carry Adders

6-4 Comparators
6-5 Decoders

## 6-3 Ripple Carry and Look-Ahead Carry Adders

As mentioned in the last section, parallel adders can be placed into two categories based on the way in which internal carries from stage to stage are handled. Those categories are ripple carry and look-ahead carry. Externally, both types of adders are the same in terms of inputs and outputs. The difference is the speed at which they can add numbers. The lookahead carry adder is much faster than the ripple carry adder.

## The Ripple Carry Adder

A ripple carry adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage (a stage is one full-adder). The sum and the output carry of any stage cannot be produced until the input carry occurs; this causes a time delay in the addition process, as illustrated in Figure 6-14. The carry propagation delay for each full-adder is the time from the application of the input carry until the output carry occurs, assuming that the $A$ and $B$ inputs are already present.


FIGURE 6-14 A 4-bit parallel ripple carry adder showing "worst-case" carry propagation delays.

Full-adder 1 (FA1) cannot produce a potential output carry until an input carry is applied. Full-adder 2 (FA2) cannot produce a potential output carry until FA1 produces an output carry. Full-adder 3 (FA3) cannot produce a potential output carry until an output
carry is produced by FA1 followed by an output carry from FA2, and so on. As you can see in Figure 6-14, the input carry to the least significant stage has to ripple through all the adders before a final sum is produced. The cumulative delay through all the adder stages is a "worst-case" addition time. The total delay can vary, depending on the carry bit produced by each full-adder. If two numbers are added such that no carries ( 0 ) occur between stages, the addition time is simply the propagation time through a single full-adder from the application of the data bits on the inputs to the occurrence of a sum output; however, worst-case addition time must always be assumed.

## The Look-Ahead Carry Adder

The speed with which an addition can be performed is limited by the time required for the carries to propagate, or ripple, through all the stages of a parallel adder. One method of speed-ing up the addition process by eliminating this ripple carry delay is called lookahead carry addition. The look-ahead carry adder anticipates the output carry of each stage, and based on the inputs, produces the output carry by either carry generation or carry propagation.

Carry generation occurs when an output carry is produced (generated) internally by the full-adder. A carry is generated only when both input bits are 1s. The generated carry, $C_{g}$, is expressed as the AND function of the two input bits, $A$ and $B$.

$$
C_{g}=A B
$$

Equation 6-5
Carry propagation occurs when the input carry is rippled to become the output carry. An input carry may be propagated by the full-adder when either or both of the input bits are 1 s . The propagated carry, $C_{p}$, is expressed as the OR function of the input bits.

$$
C_{p}=A+B
$$

Equation 6-6
The conditions for carry generation and carry propagation are illustrated in Figure 6-15. The three arrowheads symbolize ripple (propagation).


FIGURE 6-15 Illustration of conditions for carry generation and carry propagation.

The output carry of a full-adder can be expressed in terms of both the generated carry $\left(C_{g}\right)$ and the propagated carry $\left(C_{p}\right)$. The output carry $\left(C_{\text {out }}\right)$ is a 1 if the generated carry is a 1 OR if the propagated carry is a 1 AND the input carry $\left(C_{\mathrm{in}}\right)$ is a 1 . In other words, we get an output carry of 1 if it is generated by the full-adder $(A=1$ AND $B=1)$ or if the adder propagates the input carry $(A=1$ OR $B=1)$ AND $C_{\mathrm{in}}=1$. This relationship is expressed as

$$
C_{\text {out }}=C_{g}+C_{p} C_{i n}
$$

Now let's see how this concept can be applied to a parallel adder, whose individual stages are shown in Figure 6-16 for a 4-bit example. For each full-adder, the output carry is
dependent on the generated carry $\left(C_{g}\right)$, the propagated carry $\left(C_{p}\right)$, and its input carry ( $C_{\mathrm{in}}$ ). The $C_{g}$ and $C_{p}$ functions for each stage are immediately available as soon as the input bits $A$ and $B$ and the input carry to the LSB adder are applied because they are dependent only on these bits. The input carry to each stage is the output carry of the previous stage.


FIGURE 6-16 Carry generation and carry propagation in terms of the input bits to a 4-bit adder.

Based on this analysis, we can now develop expressions for the output carry, $C_{\text {out }}$, of each full-adder stage for the 4-bit example.

## Full-adder 1:

$C_{\text {out } 1}=C_{g 1}+C_{p 1} C_{\mathrm{in} 1}$

## Full-adder 2:

$$
\begin{aligned}
C_{\mathrm{in} 2} & =C_{\mathrm{out} 1} \\
C_{\mathrm{out} 2} & =C_{g 2}+C_{p 2} C_{\mathrm{in} 2}=C_{g 2}+C_{p 2} C_{\mathrm{out} 1}=C_{g 2}+C_{p 2}\left(C_{g 1}+C_{p 1} C_{\mathrm{in} 1}\right) \\
& =C_{g 2}+C_{p 2} C_{g 1}+C_{p 2} C_{p 1} C_{\mathrm{in} 1}
\end{aligned}
$$

## Full-adder 3:

$$
\begin{aligned}
C_{\mathrm{in} 3} & =C_{\mathrm{out} 2} \\
C_{\mathrm{out} 3} & =C_{g 3}+C_{p 3} C_{\mathrm{in} 3}=C_{g 3}+C_{p 3} C_{\mathrm{out} 2}=C_{g 3}+C_{p 3}\left(C_{g 2}+C_{p 2} C_{g 1}+C_{p 2} C_{p 1} C_{\mathrm{in} 1}\right) \\
& =C_{g 3}+C_{p 3} C_{g 2}+C_{p 3} C_{p 2} C_{g 1}+C_{p 3} C_{p 2} C_{p 1} C_{\mathrm{in} 1}
\end{aligned}
$$

## Full-adder 4:

$$
\begin{aligned}
C_{\text {in } 4} & =C_{\text {out } 3} \\
C_{\text {out } 4} & =C_{g 4}+C_{p 4} C_{\mathrm{in} 4}=C_{g 4}+C_{p 4} C_{\mathrm{out} 3} \\
& =C_{g 4}+C_{p 4}\left(C_{g 3}+C_{p 3} C_{g 2}+C_{p 3} C_{p 2} C_{g 1}+C_{p 3} C_{p 2} C_{p 1} C_{\mathrm{in} 1}\right) \\
& =C_{g 4}+C_{p 4} C_{g 3}+C_{p 4} C_{p 3} C_{g 2}+C_{p 4} C_{p 3} C_{p 2} C_{g 1}+C_{p 4} C_{p 3} C_{p 2} C_{p 1} C_{\mathrm{in} 1}
\end{aligned}
$$

Notice that in each of these expressions, the output carry for each full-adder stage is dependent only on the initial input carry $\left(C_{\mathrm{in} 1}\right)$, the $C_{g}$ and $C_{p}$ functions of that stage, and the $C_{g}$ and $C_{p}$ functions of the preceding stages. Since each of the $C_{g}$ and $C_{p}$ functions can be expressed in terms of the $A$ and $B$ inputs to the full-adders, all the output carries are immediately available (except for gate delays), and you do not have to wait for a carry to ripple through all the stages before a final result is achieved. Thus, the look-ahead carry technique speeds up the addition process.

The $C_{\text {out }}$ equations are implemented with logic gates and connected to the full-adders to create a 4-bit look-ahead carry adder, as shown in Figure 6-17.


FIGURE 6-17 Logic diagram for a 4-stage look-ahead carry adder.

## Combination Look-Ahead and Ripple Carry Adders

As with most fixed-function IC adders, the 74 HC 283 4-bit adder that was introduced in Section 6-2 is a look-ahead carry adder. When these adders are cascaded to expand their capability to handle binary numbers with more than four bits, the output carry of one adder is connected to the input carry of the next. This creates a ripple carry condition between the 4-bit adders so that when two or more 74 HC 283 s are cascaded, the resulting adder is actually a combination look-ahead and ripple carry adder. The look-ahead carry operation is internal to each MSI adder and the ripple carry feature comes into play when there is a carry out of one of the adders to the next one.

## SECTION 6-3 CHECKUP

1. The input bits to a full-adder are $A=1$ and $B=0$. Determine $C_{g}$ and $C_{\boldsymbol{p}}$.
2. Determine the output carry of a full-adder when $C_{\mathrm{in}}=1, C_{g}=0$, and $C_{p}=1$.

## 6-4 Comparators

The basic function of a comparator is to compare the magnitudes of two binary quantities to determine the relationship of those quantities. In its simplest form, a comparator circuit determines whether two numbers are equal.

## Equality

As you learned in Chapter 3, the exclusive-NOR gate can be used as a basic comparator because its output is a 0 if the two input bits are not equal and a 1 if the input bits are equal. Figure 6-18 shows the exclusive-NOR gate as a 2-bit comparator.

$0-0$ The input bits are not equal.

$1 \longrightarrow 1$ The input bits are equal.

FIGURE 6-18 Basic comparator operation.
In order to compare binary numbers containing two bits each, an additional exclusiveNOR gate is necessary. The two least significant bits (LSBs) of the two numbers are compared by gate $G_{1}$, and the two most significant bits (MSBs) are compared by gate $G_{2}$, as shown in Figure 6-19. If the two numbers are equal, their corresponding bits are the same, and the output of each exclusive-NOR gate is a 1 . If the corresponding sets of bits are not equal, a 0 occurs on that exclusive-NOR gate output.


General format: Binary number $A \rightarrow A_{1} A_{0}$
FIGURE 6-19 Logic diagram for equality comparison of two 2-bit numbers. Open file F06-19 to verify operation.

In order to produce a single output indicating an equality or inequality of two numbers, an AND gate can be combined with XNOR gates, as shown in Figure 6-19. The output of each exclusive-NOR gate is applied to the AND gate input. When the two input bits for each exclusive-NOR are equal, the corresponding bits of the numbers are equal, producing a 1 on both inputs to the AND gate and thus a 1 on the output. When the two numbers are not equal, one or both sets of corresponding bits are unequal, and a 0 appears on at least one input to the AND gate to produce a 0 on its output. Thus, the output of the AND gate indicates equality (1) or inequality (0) of the two numbers. Example 6-5 illustrates this operation for two specific cases.

## EXAMPLE 6-5

Apply each of the following sets of binary numbers to the comparator inputs in Figure 6-20, and determine the output by following the logic levels through the circuit.
(a) 10 and 10
(b) 11 and 10

(a)

(b)

FIGURE 6-20

## Solution

(a) The output is $\mathbf{1}$ for inputs 10 and 10, as shown in Figure 6-20(a).
(b) The output is $\mathbf{0}$ for inputs 11 and 10, as shown in Figure 6-20(b).

## Related Problem

Repeat the process for binary inputs of 01 and 10 .

As you know from Chapter 3, the basic comparator can be expanded to any number of bits. The AND gate sets the condition that all corresponding bits of the two numbers must be equal if the two numbers themselves are equal.

## Inequality

In addition to the equality output, fixed-function comparators can provide additional outputs that indicate which of the two binary numbers being compared is the larger. That is, there is an output that indicates when number $A$ is greater than number $B(A>B)$ and an output that indicates when number $A$ is less than number $B(A<B)$, as shown in the logic symbol for a 4-bit comparator in Figure 6-21.

To determine an inequality of binary numbers $A$ and $B$, you first examine the highestorder bit in each number. The following conditions are possible:

1. If $A_{3}=1$ and $B_{3}=0$, number $A$ is greater than number $B$.
2. If $A_{3}=0$ and $B_{3}=1$, number $A$ is less than number $B$.
3. If $A_{3}=B_{3}$, then you must examine the next lower bit position for an inequality.

These three operations are valid for each bit position in the numbers. The general procedure used in a comparator is to check for an inequality in a bit position, starting with the highest-order bits (MSBs). When such an inequality is found, the relationship of the two numbers is established, and any other inequalities in lower-order bit positions must be ignored because it is possible for an opposite indication to occur; the highest-order indication must take precedence.

## EXAMPLE 6-6

Determine the $A=B, A>B$, and $A<B$ outputs for the input numbers shown on the comparator in Figure 6-22.


FIGURE 6-22

## Solution

The number on the $A$ inputs is 0110 and the number on the $B$ inputs is 0011 . The $\boldsymbol{A}>\boldsymbol{B}$ output is HIGH and the other outputs are LOW.

## Related Problem

What are the comparator outputs when $A_{3} A_{2} A_{1} A_{0}=1001$ and $B_{3} B_{2} B_{1} B_{0}=1010$ ?


FIGURE 6-21 Logic symbol for a 4-bit comparator with inequality indication.

## EXAMPLE 6-7

Use 74 HC 85 comparators to compare the magnitudes of two 8 -bit numbers. Show the comparators with proper interconnections.

## Solution

Two 74 HC 85 s are required to compare two 8 -bit numbers. They are connected as shown in Figure 6-25 in a cascaded arrangement.


FIGURE 6-25 An 8-bit magnitude comparator using two 74HC85s.

## Related Problem

Expand the circuit in Figure 6-25 to a 16-bit comparator.

## SECTION 6-4

1. The binary numbers $A=1011$ and $B=1010$ are applied to the inputs of a 74 HC 85 . Determine the outputs.
2. The binary numbers $A=11001011$ and $B=11010100$ are applied to the 8 -bit comparator in Figure 6-25. Determine the states of the outputs on each comparator.

## 6-5 Decoders

A decoder is a digital circuit that detects the presence of a specified combination of bits (code) on its inputs and indicates the presence of that code by a specified output level. In its general form, a decoder has $n$ input lines to handle $n$ bits and from one to $2^{n}$ output lines to indicate the presence of one or more $n$-bit combinations. In this section, three fixedfunction IC decoders are introduced. The basic principles can be extended to other types of decoders.

## The Basic Binary Decoder

Suppose you need to determine when a binary 1001 occurs on the inputs of a digital circuit. An AND gate can be used as the basic decoding element because it produces a HIGH output only when all of its inputs are HIGH. Therefore, you must make sure that all of the inputs to the AND gate are HIGH when the binary number 1001 occurs; this can be done by inverting the two middle bits (the 0s), as shown in Figure 6-26.

(a)

(b)

FIGURE 6-26 Decoding logic for the binary code 1001 with an active-HIGH output.
The logic equation for the decoder of Figure 6-26(a) is developed as illustrated in Figure $6-26(\mathrm{~b})$. You should verify that the output is 0 except when $A_{0}=1, A_{1}=0, A_{2}=0$, and $A_{3}=1$ are applied to the inputs. $A_{0}$ is the LSB and $A_{3}$ is the MSB. In the representation of a binary number or other weighted code in this book, the LSB is the right-most bit in a horizontal arrangement and the topmost bit in a vertical arrangement, unless specified otherwise.

If a NAND gate is used in place of the AND gate in Figure 6-26, a LOW output will indicate the presence of the proper binary code, which is 1001 in this case.

## EXAMPLE 6-8

Determine the logic required to decode the binary number 1011 by producing a HIGH level on the output.

## Solution

The decoding function can be formed by complementing only the variables that appear as 0 in the desired binary number, as follows:

$$
\begin{equation*}
X=A_{3} \bar{A}_{2} A_{1} A_{0} \tag{1011}
\end{equation*}
$$

This function can be implemented by connecting the true (uncomplemented) variables $A_{0}, A_{1}$, and $A_{3}$ directly to the inputs of an AND gate, and inverting the variable $A_{2}$ before applying it to the AND gate input. The decoding logic is shown in Figure 6-27.


FIGURE 6-27 Decoding logic for producing a HIGH output when 1011 is on
the inputs.

## Related Problem

Develop the logic required to detect the binary code 10010 and produce an active-LOW output.

## The 4-Bit Decoder

In order to decode all possible combinations of four bits, sixteen decoding gates are required $\left(2^{4}=16\right)$. This type of decoder is commonly called either a 4-line-to-16-line decoder because there are four inputs and sixteen outputs or a 1-of-16 decoder because for any given code on the inputs, one of the sixteen outputs is activated. A list of the sixteen binary codes and their corresponding decoding functions is given in Table 6-4.

TABLE 6-4
Decoding functions and truth table for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs.


If an active-LOW output is required for each decoded number, the entire decoder can be implemented with NAND gates and inverters. In order to decode each of the sixteen binary codes, sixteen NAND gates are required (AND gates can be used to produce active-HIGH outputs).

A logic symbol for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs is shown in Figure 6-28. The BIN/DEC label indicates that a binary input makes the corresponding decimal output active. The input labels $8,4,2$, and 1 represent the binary weights of the input bits $\left(2^{3} 2^{2} 2^{1} 2^{0}\right)$.


FIGURE 6-28 Logic symbol for a 4-line-to-16-line (1-of-16) decoder. Open file F06-28 to verify operation.

## The BCD-to-Decimal Decoder

The BCD-to-decimal decoder converts each BCD code ( 8421 code) into one of ten possible decimal digit indications. It is frequently referred as a 4-line-to-10-line decoder or a 1-of-10 decoder.

The method of implementation is the same as for the 1 -of-16 decoder previously discussed, except that only ten decoding gates are required because the BCD code represents only the ten decimal digits 0 through 9 . A list of the ten BCD codes and their corresponding decoding functions is given in Table 6-5. Each of these decoding functions is implemented with NAND gates to provide active-LOW outputs. If an active-HIGH output is required, AND gates are used for decoding. The logic is identical to that of the first ten decoding gates in the 1 -of-16 decoder (see Table 6-4).

## TABLE 6-5

$B C D$ decoding functions.

| Decimal <br> Digit | $\boldsymbol{A}_{\mathbf{3}}$ | $\boldsymbol{A}_{\mathbf{2}}$ | $\boldsymbol{A}_{\mathbf{1}}$ | $\boldsymbol{A}_{\mathbf{0}}$ | Decoding <br> Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $\bar{A}_{3} \bar{A}_{2} \bar{A}_{1} \bar{A}_{0}$ |
| 1 | 0 | 0 | 0 | 1 | $\bar{A}_{3} A_{2} \bar{A}_{1} A_{0}$ |
| 2 | 0 | 0 | 1 | 0 | $\bar{A}_{3} \bar{A}_{2} A_{1} \bar{A}_{0}$ |
| 3 | 0 | 0 | 1 | 1 | $\bar{A}_{3} \bar{A}_{2} A_{1} A_{0}$ |
| 4 | 0 | 1 | 0 | 0 | $\bar{A}_{3} A_{2} \bar{A}_{1} \bar{A}_{0}$ |
| 5 | 0 | 1 | 0 | 1 | $\bar{A}_{3} A_{2} \bar{A}_{1} A_{0}$ |
| 6 | 0 | 1 | 1 | 0 | $\bar{A}_{3} A_{2} A_{1} \bar{A}_{0}$ |
| 7 | 0 | 1 | 1 | 1 | $\bar{A}_{3} A_{2} A_{1} A_{0}$ |
| 8 | 1 | 0 | 0 | 0 | $A_{3} \bar{A}_{2} \bar{A}_{1} \bar{A}_{0}$ |
| 9 | 1 | 0 | 0 | 1 | $A_{3} \bar{A}_{2} \bar{A}_{1} A_{0}$ |

## The BCD-to-7-Segment Decoder

The BCD-to-7-segment decoder accepts the BCD code on its inputs and provides outputs to drive 7 -segment display devices to produce a decimal readout. The logic diagram for a basic 7-segment decoder is shown in Figure 6-33.


FIGURE 6-33 Logic symbol for a BCD-to-7-segment decoder/driver with active-LOW outputs. Open file F06-33 to verify operation.

## SECTION 6-5 CHECKUP

1. A 3-line-to-8-line decoder can be used for octal-to-decimal decoding. When a binary 101 is on the inputs, which output line is activated?
2. How many 74 HC 154 1-of-16 decoders are necessary to decode a 6-bit binary number?
3. Would you select a decoder/driver with active-HIGH or active-LOW outputs to drive a common-cathode 7-segment LED display?
