

# Digital Logic Design Lab



Department of Computer Science

IQRA NATIONAL UNIVERSITY, PESHAWAR

---

# Contents

---

<b>0</b>	<b>Course Learning Outcomes (CLOs)</b> . . . . .	<b>1</b>
<b>1</b>	<b>Lab 1: Verification of Gates</b>	<b>2</b>
1.1	Aim . . . . .	2
1.2	Objectives: . . . . .	2
1.3	Apparatus/Equipment Required: . . . . .	2
1.3.1	Pin Diagram . . . . .	3
1.4	Theory . . . . .	4
1.4.1	AND Gate . . . . .	4
1.4.2	OR Gate . . . . .	5
1.4.3	NOT Gate . . . . .	6
1.4.4	NAND Gate . . . . .	6
1.4.5	NOR Gate . . . . .	7
1.4.6	Exclusive-OR (XOR Gate) . . . . .	7
1.4.7	Exclusive-NOR (XNOR) . . . . .	7
1.5	Procedure: . . . . .	8
1.6	Observation Table: . . . . .	8
1.7	Results and Analysis: . . . . .	8
1.8	Conclusion: . . . . .	9
<b>2</b>	<b>Lab 2: Half Adder</b>	<b>10</b>
2.1	Aim . . . . .	10
2.2	Objectives . . . . .	10
2.3	Apparatus Required . . . . .	10
2.4	Pin Diagram: . . . . .	10
2.5	Theory . . . . .	10
2.6	Procedure: . . . . .	11
2.7	Observation table . . . . .	12
2.8	Results and Analysis . . . . .	12
2.9	Conclusion: . . . . .	12
<b>3</b>	<b>Lab 3: Full Adder</b>	<b>13</b>
3.1	Aim . . . . .	13
3.2	Objective: . . . . .	13
3.3	Apparatus Required . . . . .	13
3.4	Pin Diagram . . . . .	14
3.5	Theory . . . . .	14

3.6	Procedure: . . . . .	14
3.7	Observation Table . . . . .	15
3.8	Results And Analysis . . . . .	16
3.9	Conclusion: . . . . .	16
<b>4</b>	<b>Lab 4: Half Subtractor</b>	<b>17</b>
4.1	Aim . . . . .	17
4.2	Objective: . . . . .	17
4.3	Apparatus Requirement: . . . . .	17
4.4	Pin Diagram: . . . . .	18
4.5	Theory: . . . . .	18
4.6	Procedure: . . . . .	18
4.7	Observation Table: . . . . .	19
4.8	Results and Analysis: . . . . .	20
4.9	conclusion: . . . . .	20
<b>5</b>	<b>Lab 5: Full Subtractor</b>	<b>21</b>
5.1	Aim . . . . .	21
5.2	Objective: . . . . .	21
5.3	Apparatus Requirement: . . . . .	21
5.4	Pin Diagram: . . . . .	22
5.5	Theory: . . . . .	22
5.6	Procedure: . . . . .	23
5.7	Observation Table: . . . . .	24
5.8	Results and Analysis: . . . . .	24
5.9	Conclusion: . . . . .	24
<b>6</b>	<b>Lab 6: Multiplexer</b>	<b>25</b>
6.1	Aim . . . . .	25
6.2	Objective: . . . . .	25
6.3	Apparatus Required: . . . . .	25
6.4	Apparatus Requirement: . . . . .	25
6.5	Pin Diagram: . . . . .	26
6.6	Theory: . . . . .	26
6.7	Procedure: . . . . .	27
6.8	Observation Table: . . . . .	28
6.9	Results and Analysis: . . . . .	28
6.10	Conclusion: . . . . .	28

<b>7</b>	<b>Lab 7: De-Multiplexer</b>	<b>29</b>
7.1	Aim . . . . .	29
7.2	Objective: . . . . .	29
7.3	Apparatus Required: . . . . .	29
7.4	Pin Diagram: . . . . .	29
7.5	Theory: . . . . .	29
7.6	Procedure: . . . . .	30
7.7	Observation Table: . . . . .	31
7.8	Results and Discussion: . . . . .	31
7.9	Conclusion: . . . . .	32
<b>8</b>	<b>Lab 8: Sequential Circuits</b>	<b>33</b>
8.1	Objective: . . . . .	33
8.2	Description: . . . . .	33
8.3	Flip-flops and Latches: . . . . .	34
8.3.1	Basic Flip-flop circuit . . . . .	34
8.4	Latches Vs. Flip-flops: . . . . .	35
8.4.1	D Latch . . . . .	35
8.4.2	D Flip-flop . . . . .	35
8.5	Lab Work . . . . .	36
8.5.1	Parts List: . . . . .	36
8.5.1.1	D Latch . . . . .	36
8.5.1.2	D Flip-flop . . . . .	36
8.6	Conclusion: . . . . .	38
<b>9</b>	<b>Lab 9: JK Flip Flop</b>	<b>39</b>
9.1	Aim . . . . .	39
9.2	Objective: . . . . .	39
9.3	Apparatus Required: . . . . .	39
9.4	Pin Diagram: . . . . .	39
9.5	Theory: . . . . .	39
9.6	Procedure: . . . . .	40
9.7	Observation Table: . . . . .	41
9.8	Results and Discussion: . . . . .	42
9.9	Conclusion: . . . . .	42
<b>10</b>	<b>Lab 10: Gray to Binay Code</b>	<b>43</b>
10.1	Aim . . . . .	43
10.2	Objective: . . . . .	43
10.3	Apparatus Required: . . . . .	43
10.4	Pin Diagram: . . . . .	44

10.5	Theory: . . . . .	44
10.6	Procedure: . . . . .	44
10.7	Observation Table: . . . . .	45
10.8	Calculation: . . . . .	45
	10.8.1 Kmap Simplification: . . . . .	45
	10.8.2 Boolean Expression: . . . . .	45
10.9	Results and Discussion: . . . . .	47
10.10	Conclusion: . . . . .	47
<b>11</b>	<b>Lab 11: BCD to Excess-3</b>	<b>48</b>
11.1	Aim . . . . .	48
11.2	Objective: . . . . .	48
11.3	Apparatus Required: . . . . .	48
11.4	Theory: . . . . .	49
	11.4.1 Equations: . . . . .	50
11.5	Procedure: . . . . .	50
11.6	Observation Table: . . . . .	51
11.7	Calculation: . . . . .	52
	11.7.1 Kmap Simplification: . . . . .	52
	11.7.2 Boolean Expression: . . . . .	52
11.8	Results and Discussion: . . . . .	52
11.9	Conclusion: . . . . .	53
<b>12</b>	<b>Lab 12: Shift Register</b>	<b>54</b>
12.1	Aim . . . . .	54
12.2	Objective: . . . . .	54
12.3	Background: . . . . .	54
	$\hat{a} \sim A'c$ . . . . .	54
12.4	Lab Work . . . . .	55
	12.4.1 Parts List: . . . . .	55
	12.4.2 Serial-In Parallel-Out Shift Register . . . . .	56
	12.4.3 Parallel-In Series-out/Serial-In Serial-out Register . . . . .	56
	12.4.4 Bidirectional Shift Register . . . . .	57
12.5	Results and Discussion: . . . . .	57
12.6	Conclusion: . . . . .	57
<b>13</b>	<b>Lab 13: Counters</b>	<b>60</b>
13.1	Objectives . . . . .	60
13.2	Background . . . . .	60
	13.2.1 Classification of Counters . . . . .	60
	13.2.2 Binary Ripple Counter . . . . .	62

13.2.3	BCD Ripple Counter . . . . .	62
13.3	Prelab . . . . .	62
13.4	Required Equipment: . . . . .	62
13.5	Procedures: . . . . .	63
13.5.1	4-bit binary Asynchronous Counter . . . . .	63
<b>14</b>	<b>Lab 14: Synchronous Counter</b>	<b>66</b>
14.1	Aim: . . . . .	66
14.2	Apparatus Required: . . . . .	66
14.3	Procedure: . . . . .	66
14.4	Counter Circuit . . . . .	66
14.5	Synchronous BCD Counter . . . . .	66
14.5.1	Synchronous BCD Up/Down Counter . . . . .	67
14.6	Summary . . . . .	68
<b>15</b>	<b>Lab 15: 4 bit ALU</b>	<b>69</b>
15.1	Aim: . . . . .	69
15.2	Apparatus Required: . . . . .	69
15.3	Procedure: . . . . .	69
15.4	Pin Specification . . . . .	69

---

# Course Learning Outcomes (CLOs)

---

**Course Learning Outcomes (CLO):**

**Upon successful completion of the course, the students will be able to:**

**CLO1:**

**Understand fundamental concepts of digital logic design including basic and universal gates, number systems, binary coded systems, basic components of combinational and sequential circuits**

**CLO2:**

**Demonstrate the acquired knowledge to apply techniques related to the design and analysis of digital electronic circuits including Boolean algebra and multi-variable Karnaugh map methods**

**CLO3:**

**Analyze small-scale combinational and sequential digital circuits**

**CLO4:**

**Synthesize small-scale combinational and synchronous sequential digital circuit using Boolean algebra and K-maps**

---

# Lab 1: Verification of Gates

---

## 1.1 Aim

To study and verify the Truth Tables of AND, OR, NOT, NAND, NOR, XOR, XNOR logic gates for positive logic.

## 1.2 Objectives:

- To get familiar with the usage of the available lab equipment.
- To get familiar with Prototyping board (breadboard)
- To describe and verify the operation for the AND, OR, NOT, NAND, NOR, XOR, XNOR gates.
- To study the representation of these functions by truth tables, logic diagrams and Boolean algebra
- To Introduce a basic knowledge in integrated circuit devices operation
- To practice how to build a simple digital circuit using ICs and other digital components .
- Learn how to Wire a circuit

## 1.3 Apparatus/Equipment Required:

- Prototyping board (breadboard)
- DC Power Supply 5V
- Light Emitting Diode (LED)
- Digital ICs:
  - 7404 :Hex Inverter
  - 7408 :Quad 2 input AND



- 7432 :Quad 2 input OR
- 7400: Quad 2 input NAND
- 7402: Quad 2 input NOR
- 7486: Quad 2 input XOR
- 74266:Quad 2 input XNOR

- Connecting Wires

### 1.3.1 Pin Diagram

Figure 1.1 shows the architecture of SAP-1, a bus-organized computer. All register outputs to the 8 bit W-bus are three states; this allows orderly transfer of data. All other register outputs are two state; these outputs continuously drive the boxes they are connected to. The layout of Fig.1.1 emphasizes the registers used in SAP- 1. For this reason, no attempt has been made to keep all control circuits in one block called the control unit, all input-output circuits in another block called the I/O unit, etc




	<p><b>NOT Gate: IC 7404(HEX Inverter)</b>  <b>14 Pin</b>  <b>Supply voltage :5V</b></p>
	<p><b>AND Gate: IC 7408</b>  <b>14 Pin</b>  <b>Quad 2 input AND Gate</b>  <b>Supply voltage :5V</b></p>
	<p><b>OR Gate: IC 7432</b>  <b>14 Pin</b>  <b>Quad 2 input OR Gate</b>  <b>Supply voltage :5V</b></p>

Figure 1.1: Pin Specification of various Digital ICs.

	<p><b>NAND Gate: IC 7400</b></p> <p><b>14 Pin</b></p> <p><b>Quad 2 input NAND Gate</b></p> <p><b>Supply voltage :5V</b></p>
	<p><b>NOR Gate: IC 7402</b></p> <p><b>14 Pin</b></p> <p><b>Quad 2 input NOR Gate</b></p> <p><b>Supply voltage :5V</b></p>
	<p><b>XOR Gate: IC 7486</b></p> <p><b>14 Pin</b></p> <p><b>Quad 2 input EXOR Gate</b></p> <p><b>Supply voltage :5V</b></p>

Figure 1.2: Pin Specification of various Digital ICs.

## 1.4 Theory

A Digital Logic Gate is an electronic device that makes logical decisions based on the different combinations of digital signals present on its inputs. Logic gates are the building blocks of digital circuits. Combinations of logic gates form circuits designed with specific tasks in mind. They are fundamental to the design of computers. Digital logic using transistors is often referred to as Transistor-Transistor Logic or TTL gates. These gates are the AND, OR, NOT, NAND, NOR, XOR and XNOR gates.

### 1.4.1 AND Gate

A multi-input circuit in which the output is 1 only if all inputs are 1. The symbolic representation of the AND gate is:

A dot (.) is used to show the AND operation i.e.  $A \cdot B$  if A and B are the inputs to AND Gate.




Figure 1.3: Logic Symbol of AND Gate

A	B	OUTPUT
0	0	0
0	1	0
1	0	0
1	1	1

Figure 1.4: Truth Table for AND Gate

#### 1.4.2 OR Gate

A multi-input circuit in which the output is 1 when any input is 1. The symbolic representation of the OR gate is shown:




Figure 1.5: Logic Symbol of OR Gate

The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high. A plus (+) is used to show the OR operation.

A	B	OUTPUT
0	0	0
0	1	1
1	0	1
1	1	1

Figure 1.6: Truth Table for OR Gate

### 1.4.3 NOT Gate

The output is 0 when the input is 1, and the output is 1 when the input is 0. The symbolic representation of an inverter is :




Figure 1.7: Logic Symbol and Truth Table for NOT gate

The NOT gate is an electronic circuit that produces an inverted version of the input at its output. It is also known as an inverter. If the input variable is A, the inverted output is known as NOT A. This is also shown as A', or A with a bar over the top, as shown at the outputs.

### 1.4.4 NAND Gate

AND followed by INVERT. It is also known as universal gate. The symbolic representation of the NAND gate is:




Figure 1.8: Logic Symbol and Truth Table for NAND gate

This is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

### 1.4.5 NOR Gate

OR followed by inverter. It is also known as universal gate. The symbolic representation is:




Figure 1.9: Logic Symbol and Truth Table for NOR gate

### 1.4.6 Exclusive-OR (XOR Gate)

The output of the Exclusive-OR (XOR) gate is 0 when its two inputs are the same and its output is 1 when its two inputs are different.




Figure 1.10: Logic Symbol and Truth Table for XOR gate

The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both, of its two inputs are high. An encircled plus sign (  $\oplus$  ) is used to show the XOR operation.

### 1.4.7 Exclusive-NOR (XNOR)

The XNOR gate is a digital logic gate whose function is the inverse of the operation exclusive OR (XOR) gate. The output of the Exclusive NOR gate, is 0 when its two inputs are the different and its output is 1 when its two inputs are same. An encircled plus sign and bar are used to show the XNOR operation.




Figure 1.11: Logic Symbol and Truth Table for XNOR gate

### 1.5 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
4. According to the pin diagram of each IC mentioned above, wire only one gate to verify its truth table.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the breadboard
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if LED is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.
9. Repeat the above steps 1 to 5 for all the ICs.

### 1.6 Observation Table:

Input variables: A and B

Output variable: Y

LED ON: Logic 1

LED OFF: Logic 0

### 1.7 Results and Analysis:

- NOT Gate: When logic 1 is applied to one of NOT gate of 7404 IC, then output becomes zero. When input LED is ON (RED), the output LED become OFF (Green) vice versa.

Table 1.1: Output Observation Table

S.No	Inputs		Outputs						
	A	B	NOT	AND	OR	NAND	NOR	XOR	XNOR
1									
2									
3									
4									

- OR Gate: The output of an OR gate is a 1 if one or the other or both of the inputs are 1, but a 0 if both inputs are 0. When One or the other or Both of the input LEDs are ON (RED Light), then output LED is ON(RED) otherwise Output LED is OFF(Green Light)
- AND Gate: The output of an AND gate is only 1 if both its inputs are 1. For all other possible inputs the output is 0. When both the LEDs are On, then output LED is ON (RED Light) otherwise Output LED is OFF.
- NOR Gate: The output of the NOR gate is a 1 if both inputs are 0 but a 0 if one or the other or both the inputs are 1. NAND Gate: The output of the NAND gate is a 0 if both inputs are 1 but a 1 if one or the other or both the inputs are 0.
- XOR gate: The output of the XOR gate is a 1 if either but not both inputs are 1 and a 0 if the inputs are both 0 or both 1.
- XNOR gate: The output of the Exclusive-OR gate, is 0 when its two inputs are the different and its output is 1 when its two inputs are same.

## 1.9 Conclusion:

Any Boolean expression can be realized using NOT, AND, OR, NAND, NOR, XOR, XNOR gates.

# Lab 2:Half Adder

---

## 2.1 Aim

Design and verify the logic circuit of Half adder using logic gates.

## 2.2 Objectives

- To understand the principle of binary addition.
- To understand half adder concept.
- Use truth table and Boolean Algebra theorems in simplifying a circuit design.
- To implement half adder circuit using logic gates

## 2.3 Apparatus Required

- Prototyping board (breadboard)
- DC Power Supply +5V
- Light Emitting Diode (LED)
- Digital ICs:
  - 7408 :Quad 2 input AND
  - 7486: Quad 2 input XOR
  - 7432 :Quad 2 input OR

## 2.4 Pin Diagram:

## 2.5 Theory

Half Adder: A half adder is a logical circuit that performs an addition operation on two binary digits. The half adder produces a sum and a carry value which are both binary digits.






Figure 2.1: Pin Diagram for 7408, 7486 and 7432 ICs




Figure 2.2: Half Adder Logic circuit and Boolean expression for each outputs

## 2.6 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
4. According to the pin diagram of each IC mentioned above, make the connections according to circuit diagram.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the breadboard
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if LED is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.




Figure 2.3: Half Adder Block diagram and Truth Table

## 2.7 Observation table

Half Adder Input Variable: A ,B

Output Variable: S, C

LED ON: RED Light: Logic 1

LED OFF: Green Light: Logic 0

Table 2.1: Output Observation Table

Inputs		Outputs	
A	B	Sum (S)	Carry C

## 2.8 Results and Analysis

Half Adder: Verified the truth table of Half Adder as  $S = 1$  i.e. LED which is connected to S terminal glows when inputs are A ,B Verified the truth table of Half Adder as  $C = 1$  i.e LED which is connected to C terminal glows when inputs are A, B.

## 2.9 Conclusion:

- To add two bits we require one XOR gate(IC 7486 ) to generate Sum and one AND (IC 7408) to generate carry.
- To add three bits we require two half adders.

# Lab 3: Full Adder

---

## 3.1 Aim

Design and verify the logic circuit Full adder using Half adder.

## 3.2 Objective:

- To understand the principle of binary addition.
- To understand full adder concept.
- Use truth table and Boolean Algebra theorems in simplifying a circuit design.
- To implement full adder circuit using logic gates.

## 3.3 Apparatus Required

- Prototyping board (breadboard)
- DC Power Supply 5V Battery
- Light Emitting Diode (LED)
- Digital ICs:
  - 7408 :Quad 2 input AND
  - 7486: Quad 2 input XOR
  - 7432 :Quad 2 input OR
- Connecting Wires




Figure 3.1: Pin diagram of Full adder

### 3.4 Pin Diagram

### 3.5 Theory

Full Adder: Full adder is a logical circuit that performs an addition operation on three binary digits. The full adder produces a sum and carry value, which are both binary digits. It can be combined with other full adders or work on its own.




Figure 3.2: Logic circuit and block diagram of Full Adder

### 3.6 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.

### Full adder truth table

$$S = A \oplus B \oplus C_{in}$$

$$C = AB + C_{in}(A \oplus B)$$

A	B	Carry-In	Sum	Carry-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure 3.3: Boolean Expression and Truth Table for Full Adder

3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
4. According to the pin diagram of each IC mentioned above, make the connections according to circuit diagram.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the breadboard
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if LED is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

### 3.7 Observation Table

Full adder: Input Variable: A ,B,Ci Output Variable: SUM(S), Carry(C<sub>0</sub>) LED ON: RED Light: Logic 1 LED OFF: Green Light: Logic 0

Table 3.1: Add caption

Inputs			Outputs	
A	B	Ci	Sum (S)	Carry $\hat{A}$ '

### **3.8 Results And Analysis**

Verified the truth table as follows.

Full Adder: Verified the truth table of Full Adder as  $S = 1$  i.e LED which is connected to S terminal glows when inputs are A ,B ,Ci Verified the truth table of Full Adder as  $Co = 1$  i.e LED which is connected to Co terminal glows when inputs are A ,B, Co

### **3.9 Conclusion:**

1. To add two bits we require one XOR gate(IC 7486 ) to generate Sum and one AND (IC 7408) to generate carry. 2. To add three bits we require two half adders.

# Lab 4: Half Subtractor

---

## 4.1 Aim

Design and verify the logic circuit of Half-subtractor using logic gate.

## 4.2 Objective:

- To understand the principle of binary subtraction.
- To understand half-subtractor concept.
- Use truth table and Boolean Algebra theorems in simplifying a circuit design.
- To implement half-subtractor circuit using logic gates

## 4.3 Apparatus Requirement:

- Prototyping board (breadboard)
- DC Power Supply 5V Battery
- Light Emitting Diode (LED)
- Digital ICs:
  - 7408 :Quad 2 input AND
  - 7486: Quad 2 input XOR
  - 7432 :Quad 2 input OR
  - 7404: Hex inverter (NOT Gate)
- Connecting Wires




Figure 4.1: Pin Diagram of Half-Subtractor

#### 4.4 Pin Diagram:

#### 4.5 Theory:

Half Subtractor: The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuend) and Y (subtrahend) and two outputs D (difference) and B (borrow).




Figure 4.2: Logic Circuit and Block diagram of half-subtractor

#### 4.6 Procedure:

- Collect the components necessary to accomplish this experiment.
- Plug the IC chip into the breadboard.



A	B	D	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table

$$D = A + B$$

$$B = A\bar{B}$$

Boolean Expression

Figure 4.3: Truth Table and Boolean expression of half-subtractor

- Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
- According to the pin diagram of each IC mentioned above, make the connections according to circuit diagram.
- Connect the inputs of the gate to the input switches of the LED.
- Connect the output of the gate to the output LEDs.
- Once all connections have been done, turn on the power switch of the bread-board
- Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if LED is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

#### 4.7 Observation Table:

Full Subtractor: Input Variable: A,B,BIN, D,BOUT Output Variable: D,B LED ON: RED Light: Logic 1 LED OFF: Green Light: Logic 0

Table 4.1: Output Observation Table

Inputs		Outputs	
A	B	D	B <sub>0</sub>

## 4.8 Results and Analysis:

Verified the truth table as follows. Full Subtractor: Verified the truth table of Full Subtractor as  $D = 1$  i.e LED which is connected to D terminal glows when inputs are X, Y, BIN Verified the truth table of Full Subtractor as  $BOUT = 1$  i.e LED which is connected to BOUT terminal glows when inputs are X, Y, BIN

## 4.9 conclusion:

- To add two bits we require one XOR gate(IC 7486 ) to generate Difference and one AND (IC 7408) and NOT Gate(IC 7432) to generate Borrow.
- To add three bits we require two half subtractor.

# Lab 5: Full Subtractor

---

## 5.1 Aim

Design and verify the logic circuit of Full subtractor using of Half subtractor.

## 5.2 Objective:

- To understand the principle of binary subtraction.
- To understand full subtractor concept.
- Use truth table and Boolean Algebra theorems in simplifying a circuit design.
- To implement full subtractor circuit of Half subtractor

## 5.3 Apparatus Requirement:

- Prototyping board (breadboard)
- DC Power Supply 5V
- Light Emitting Diode (LED)
- Digital ICs:
  - 7408 :Quad 2 input AND
  - 7486: Quad 2 input XOR
  - 7432 :Quad 2 input OR
  - 7404: Hex inverter (NOT Gate)
- Connecting Wires

## 5.4 Pin Diagram:




Figure 5.1: Pin Diagram of Full Subtractor

## 5.5 Theory:

Full subtractor: A full Subtractor is combinational circuit that performs a subtraction between three bits, taking into account that a '1' may have been borrowed by a lower significant stage. The 3 inputs denote minuend, subtrahend and previous borrow, respectively. The 2 outputs are difference(D) and borrow(B).




Figure 5.2: Logic Circuit of half subtractor

<b>A</b>	<b>B</b>	<b>B<sub>in</sub></b>	<b>D</b>	<b>B<sub>out</sub></b>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Figure 5.3: Truth Table of Full subtractor

## 5.6 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
4. According to the pin diagram of each IC mentioned above, make the connections according to circuit diagram.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the breadboard
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if LED is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

## 5.7 Observation Table:

Input Variable:  $x, y$  Output Variable:  $D, B$  LED ON: RED Light: Logic 1 LED OFF: Green Light: Logic 0

Table 5.1: Add caption

Inputs			Outputs	
A	B	$B_{in}$	D	$B_{out}$

## 5.8 Results and Analysis:

Verified the truth table as follows. Full Subtractor: Verified the truth table of Full Subtractor as  $D = 1$  i.e LED which is connected to D terminal glows when inputs are X, Y, BIN Verified the truth table of Full Subtractor as  $BOUT = 1$  i.e LED which is connected to BOUT terminal glows when inputs are X, Y, BIN

## 5.9 conclusion:

- To add two bits we require one XOR gate(IC 7486 ) to generate Difference and one AND (IC 7408) and NOT Gate(IC 7432) to generate Borrow.
- To add three bits we require two half subtractor.

# Lab 6: Multiplexer

---

## 6.1 Aim

To the Truth Table of 4:1 Multiplexer using IC 74153.

## 6.2 Objective:

- To get familiar with the concept of multiplexing
- To get familiar with MSI (medium scale integration) technology.

## 6.3 Apparatus Required:

- Prototyping board (breadboard)
- DC Power Supply 5V
- Light Emitting Diode (LED)
- Digital ICs:74153:Dual 4:1 MUX
- Connecting Wires

## 6.4 Apparatus Requirement:

- Prototyping board (breadboard)
- DC Power Supply 5V
- Light Emitting Diode (LED)
- Digital ICs:
  - 7408 :Quad 2 input AND

- 7486: Quad 2 input XOR
- 7432 :Quad 2 input OR
- 7404: Hex inverter (NOT Gate)
- Connecting Wires

## 6.5 Pin Diagram:




Figure 6.1: Pin Diagram of 4 x 1 Multiplexer

## 6.6 Theory:

Multiplexer: A data selector, more commonly called a Multiplexer, shortened to "MUX" or "MPX", is combinational logic switching devices that operate like a very fast acting multiple position rotary switches. They connect or control, multiple input lines called "channels" consisting of either 2, 4, 8 or 16 individual inputs, one at a time to an output. Then the job of a multiplexer is to allow multiple signals to share a single common output. For example, a single 8-channel multiplexer would connect one of its eight inputs to the single data output.

The Boolean expression for this 4-to-1 Multiplexer above with inputs I0 to I3 and data select lines S0 ,S1 is given as:  $Y = S_0S_1I_0 + S_0S_1I_1 + S_0S_1I_2 + S_0S_1I_3$






Figure 6.2: Logic Circuit of 4X1 MUX

### 6.7 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.
4. Make connections as shown in the respective circuit diagram.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the breadboard
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if L1 is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.




Figure 6.3: Truth Table and Block diagram of 4x1 MUX

### 6.8 Observation Table:

Input Lines: I<sub>3</sub>, I<sub>2</sub>, I<sub>1</sub>, I<sub>0</sub> Select Lines: S<sub>1</sub>, S<sub>0</sub> Output Variable: Z LED ON: RED Light:  
 Logic 1 LED OFF: Green Light: Logic 0

Table 6.1: Add caption

Select Lines		Output
S <sub>1</sub>	S <sub>0</sub>	Z

### 6.9 Results and Analysis:

Verified the truth table as follows. The input data was routed to output by varying the addresses on select lines

### 6.10 Conclusion:

The truth table of 4:1 MUX using IC 74153 has been verified.

# Lab 7: De-Multiplexer

---

## 7.1 Aim

To the Truth Table of 1:4 De-multiplexer using IC 74139

## 7.2 Objective:

- To get familiar with the concept of de-multiplexing

## 7.3 Apparatus Required:

- Prototyping board (breadboard)
- DC Power Supply 5V
- Light Emitting Diode (LED)
- Digital IC:74139:Dual 1:4 DEMUX
- Connecting Wires

## 7.4 Pin Diagram:

## 7.5 Theory:

De-multiplexer: The data distributor, known more commonly as a Demultiplexer or "Demux", is the exact opposite of the Multiplexer. The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time. The demultiplexer converts a serial data signal at the input to a parallel data at its output lines.

The Boolean expression for this 1-to-4 DeMultiplexer above with inputs  $I_0$  to  $I_3$  and data select lines  $S_0, S_1$  is given as:  $Y = S_0S_1D_0 + S_0S_1D_1 + S_0S_1D_2 + S_0S_1D_3$

The function of the Demultiplexer is to switch one common data input line to any one of the 4 output data lines. Some standard demultiplexer IC's also have an




Figure 7.1: Pin Diagram of of dual 1 X 4 Demultiplexer

"enable output" input pin which disables or prevents the input from being passed to the selected output. Also some have latches built into their outputs to maintain the output logic level after the address inputs have been changed. However, in standard decoder type circuits the address input will determine which single data output will have the same value as the data input with all other data outputs having the value of logic "0".

## 7.6 Procedure:

1. Collect the components necessary to accomplish this experiment.
2. Plug the IC chip into the breadboard.
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and PIN14 = +5V.




Figure 7.2: Block diagram, logic circuit and truth table for 1:4 Demultiplexer

4. Make connections as shown in the respective circuit diagram.
5. Connect the inputs of the gate to the input switches of the LED.
6. Connect the output of the gate to the output LEDs.
7. Once all connections have been done, turn on the power switch of the bread-board.
8. Operate the switches and fill in the truth table ( Write "1" if LED is ON and "0" if L1 is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

### 7.7 Observation Table:

Input Variable: D, S0, S1 Output Variable: Y0, Y1, Y2, Y3 LED ON: RED Light: Logic 1 LED OFF: Green Light: Logic 0

Table 7.1: Add caption

Select Lines		Data Input	Output			
S1	S0	Data	Y	Y2	Y1	Y0

### 7.8 Results and Discussion:

Multiplexer and demultiplexer help in reducing the cost of transmission of digital signals. Logic design is simple and boolean expression need not be simplified. Mux

and Demux acts as rotary switches. Multiplexers are used as one method of reducing the number of logic gates required in a circuit or when a single data line is required to carry two or more different digital signals i.e it converts parallel data into serial data and also used for data selection. The demultiplexer converts a serial data signal at the input to a parallel data at its output lines and used for data distribution. Both are available as ICs.

## **7.9 Conclusion:**

1:4 DEMUX using IC74139 has been verified.