

Program: BC (CS)

**Subject: Computer Architecture** 

**Assignment Number: 02** 

**Course Code: CSC-208** 

EDP Code: 101902028

**Semester: Spring 2019** 

Q.1 A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following Instruction mix and clock cycle count:

Instruction Type	Instruction Count	Cycles per Instruction	
Integer arithmetic	45,000	1	
Data transfer	32,000	2	
Floating point	15,000	2	
Control transfer	8000	2	

Determine the effective CPI, MIPS rate, and execution time for this program.

Q.2 Consider two different machines, with two different instruction sets, both of which have a clock rate of 200 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Instruction Type	Instruction Count (millions)	Cycles Per Instruction
Machine A		
Arithmetic and logic	8	1
Load and store	4	3
Branch	2	4
Others	4	3
Machine A		
Arithmetic and logic	10	1
Load and store	8	2
Branch	2	4
Others	4	3

- a. Determine the effective CPI, MIPS rate, and execution time for each machine.
- b. Comment on the results.
- Q.3 Early examples of CISC and RISC design are the VAX 11/780 and the IBM RS/6000, respectively. Using a typical benchmark program, the following machine characteristics result:

Processor	Clock Frequency (MHz)	Performance (MIPS)	CPU Time (seconds)
VAX 11/780	5	1	12 x
IBM RS/6000	25	18	x

The final column shows that the VAX required 12 times longer than the IBM measured in CPU time.

- a. What is the relative size of the instruction count of the machine code for this benchmark program running on the two machines?
- b. What are the CPI values for the two machines?
- Q.4 Consider the example in Section 2.5 for the calculation of average *CPI* and MIPS rate, which yielded the result of *CPI* = 2.24 and MIPS rate = 178. Now assume that the program can be executed in eight parallel tasks or threads with roughly equal number of instructions executed in each task. Execution is on an 8-core system with each core (processor) having the same performance as the single processor originally used. Coordination and synchronization between the parts adds an extra 25,000 instruction executions to each task. Assume the same instruction mix as in the example for each task, but increase the *CPI* for memory reference with cache miss to 12 cycles due to contention for memory.
  - a. Determine the average CPI.
  - b. Determine the corresponding MIPS rate.
  - c. Calculate the speedup factor.
  - d. Compare the actual speedup factor with the theoretical speedup factor determined by Amdahl's law.