## Department of Electrical Engineering <br> Assignment <br> Date: 14/04/2020

## Course Details

| Course Title: | Electronic Circuit Design 2 |
| :--- | :--- |
| Instructor: | Engineer Muitaba Ehsan |

## Student Details

Name:
Danish Hayat $\qquad$ Student ID:
14566

Module: 04
Total Marks: $\qquad$

## QUESTION NO 1(a):

Explain the drain characteristic curve of D-MOSFET given below.


## ANSWER:

## Drain characteristics:

Drain characteristics are the characteristics between the Drain current ( $I_{D}$ ) and the Voltage $\mathrm{V}_{\mathrm{DS}}$ for various voltage $\mathrm{V}_{G S}$. Where $I_{D}$ is the output current $\mathrm{V}_{\mathrm{DS}}$ Is the output voltage while $\mathrm{V}_{G S}$ is the input voltage.

IN CASE OF $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ :

As we can see in the above graph when $V_{D S}$ is 0 V the $\mathrm{I}_{\mathrm{D}}$ is also 0 A , this is because when $\mathrm{V}_{\mathrm{DS}}=0$ then $V_{D}-V_{S}=0 \mathrm{~V}$ or we can write $V_{D}=V_{s}$. This means that the potential at drain is same as the potential at source which means there's no potential difference and as there is no potential difference the current $I_{D}$ will not flow through the channel and will be equal to 0 A . And when we increase the $\mathrm{V}_{\mathrm{DS}}$ the potential difference will increase and the drain current $I_{D}$ will also increase linearly but after some time the drain current $\mathrm{I}_{\mathrm{D}}$ becomes constant and the reason is pinch-off at $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$. When $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ it gives us the saturated drain current we call it $I_{\text {Dss. }}$

In case of D-MOSFET(depletion type MOSFET) we can either increase or decrease the value of $\mathrm{V}_{\mathrm{Gs}}$ i.e $+0.5 \mathrm{~V},-0.5 \mathrm{~V},-1 \mathrm{~V}$ and -2 V etc, to gain curves at different points and this is the plus point of D -MOSFET while in JEFT we cannot make the $\mathrm{V}_{\mathrm{GS}}$ positive we can only make it negative.

## IN CASE OF POSITIVE $\mathrm{V}_{\mathrm{GS}}$ OR $\mathrm{V}_{\mathrm{GS}}=+\mathbf{+ 0 . 5 \mathrm { V }}$ :

In case of $\mathrm{V}_{\mathrm{GS}}=+0.5 \mathrm{~V}$ the gate terminal becomes positive and as gate terminal becomes positive the free charge carrier in the p-type substrate which are electron will be attracted towards the gate and the channel will now have more electrons. And as the number of electrons increases definitely the current will also increase. So, for same $V_{D S}$ the drain current $I_{D}$ will be larger when $\mathrm{V}_{G S}$ is +0.5 V . And on increasing $\mathrm{V}_{\mathrm{DS}}$ the drain current $\mathrm{I}_{\mathrm{D}}$ will increase linearly and after some time
will become constant due to pinch off. As we can see the gape between the lines when $\mathrm{V}_{G S}=0$ and when $V_{G S}=+0.5$, it shows that if we make the $V_{G S}$ to +0.5 the drain current $I_{D}$ increases rapidly.

## IN CASE OF NEGATIVE $V_{G S}$ OR $V_{G S}=-0.5 V$ :

In case of $\mathrm{V}_{\mathrm{GS}}=-0.5 \mathrm{~V}$ the gate terminal becomes negative and as gate terminal becomes negative the free charge carrier electrons in the $N$-channel will be pushed down and the holes in the p-type substrate will be attracted towards the gate and due to this electrons will recombine with the holes and the number of free electron for conduction in N -channel reduces and this will also reduce the drain current $I_{D}$ when we make $V_{G S}=-0.5 \mathrm{~V}$. The current will increase linearly and after some time will become constant due to pinch off. So, for same $\mathrm{V}_{\mathrm{DS}}$ the drain current $\mathrm{I}_{\mathrm{D}}$ will be smaller when $\mathrm{V}_{\mathrm{DS}}=-0.5 \mathrm{~V}$. As we can see the gap between the lines when $\mathrm{V}_{G S}=0$ and when $\mathrm{V}_{G S}=-0.5$, it shows that if we make the $V_{G S}$ to -0.5 the drain current $I_{D}$ will decrease rapidly.

Same procedure will happen if decrease the $\mathrm{V}_{\mathrm{Gs}}$ to -1 V and -2 V .

## QUESTION NO 1(B)

Sketch the hybrid model and write equations for the transistor in common emitter configuration.

## ANSWER:

In common emitter transistor configuration, the input signal is applied between the base and emitter terminals of the transistor and output appears between the collector and emitter terminals. The input voltage ( $\mathrm{V}_{\mathrm{be}}$ ) and the output current $\left(\mathrm{i}_{\mathrm{e}}\right)$ are given by the following equations:
$\mathrm{V}_{\mathrm{be}}=\mathrm{h}_{\mathrm{ie}} . \mathrm{i}_{\mathrm{b}}+\mathrm{h}_{\mathrm{re}} . \mathrm{V}_{\mathrm{c}}$
$\mathrm{i}_{\mathrm{e}}=\mathrm{h}_{\mathrm{fe}} . \mathrm{i}_{\mathrm{b}}+\mathrm{h}_{\mathrm{oe}} . \mathrm{V}_{\mathrm{c}}$

## CIRCUIT DIAGRAM:



## COMMON EMITTER CONFIGURATION:

Where $h_{\text {ie }}=\left(\partial f_{1} / \partial i_{B}\right) V_{c}=\left(\partial v_{B} / \partial i_{B}\right) V_{c}=\left(\Delta v_{B} / \Delta i_{B}\right) V_{c}=\left(v_{b} / i_{b}\right) V_{c}$

$$
\begin{gathered}
\mathrm{h}_{\mathrm{re}}=\left(\partial \mathrm{f}_{1} / \partial \mathrm{v}_{\mathrm{C}}\right) \mathrm{I}_{\mathrm{B}}=\left(\partial \mathrm{v}_{\mathrm{B}} / \partial \mathrm{v}_{\mathrm{C}}\right) \mathrm{I}_{\mathrm{B}}=\left(\Delta \mathrm{v}_{\mathrm{B}} / \Delta \mathrm{v}_{\mathrm{C}}\right) \mathrm{I}_{\mathrm{B}}=\left(\mathrm{v}_{\mathrm{b}} / \mathrm{v}_{\mathrm{c}}\right) \mathrm{I}_{\mathrm{B}} \\
\mathrm{~h}_{\mathrm{fe}}=\left(\partial \mathrm{f}_{2} / \partial \mathrm{i}_{\mathrm{B}}\right) \mathrm{V}_{\mathrm{C}}=\left(\partial \mathrm{i}_{\mathrm{c}} / \partial \mathrm{i}_{\mathrm{B}}\right) \mathrm{V}_{\mathrm{C}}=\left(\Delta \mathrm{i}_{\mathrm{c}} / \Delta \mathrm{i}_{\mathrm{B}}\right) \mathrm{V}_{\mathrm{C}}=\left(\mathrm{i}_{\mathrm{c}} / \mathrm{i}_{\mathrm{b}}\right) \mathrm{V}_{\mathrm{C}} \\
\mathrm{~h}_{\mathrm{oe}}=\left(\partial \mathrm{f}_{2} / \partial \mathrm{v}_{\mathrm{C}}\right) \mathrm{I}_{\mathrm{B}}=\left(\partial \mathrm{i}_{\mathrm{c}} / \partial \mathrm{v}_{\mathrm{c}}\right) \mathrm{I}_{\mathrm{B}}=\left(\Delta \mathrm{i}_{\mathrm{c}} / \Delta \mathrm{v}_{\mathrm{c}}\right) \mathrm{I}_{\mathrm{B}}=\left(\mathrm{i}_{\mathrm{c}} / \mathrm{v}_{\mathrm{c}}\right) \mathrm{I}_{\mathrm{B}}
\end{gathered}
$$

## QUESTION NO: 2

A certain operational amplifier has a common mode gain of 0.6 and an open loop differential voltage gain of 400,000. Evaluate the CMRR \& express it in decibels.

## Given:

Aol= Open Loop differential voltage gain=400,000

Acm $=$ Common mode gain $=0.6$

## Required:

CMRR=?

## Solution:

Formula:

As CMRR $=\mathrm{Aol} / \mathrm{Acm}$

Therefore
$C M R R=400,000 / 0.6$
$=666,666.667$

CMRR in decibels:

## Formula:

## CMRR=20 $\log ($ Aol/ Acm $)$

```
=20 log (666,666.667)
    =116.478Db Answer.
```


## ANSWER:

"Negative feedback is the process whereby a portion of the output voltage of an amplifier is returned to the input with a phase angle that opposes (or subtracts from) the input signal" Inverting (-) input effectively makes the feedback signal $180^{\prime}$ out of phase with the input signal.


An ideal op-amp has infinite gain. It amplifies the difference in voltage between the + and pins. Of course, in reality this gain is not infinite, but still quite large.

The output of the op-amp (at to some extents the input also) is constrained by the power supply, we can't get out more than the supply puts in.

If we simply put signals into the op-amp without feedback it would multiply them by infinity and get a binary output (it would saturate at the supply rails)

So, we need some way of controlling the gain. That is what the feedback does.
The feedback (DC as well as AC) takes part of the amplified output from the input, such that the gain is constrained much more by the feedback network, which is predictable, and much less by the massive (and unpredictable) open loop gain.

Even in an AC only circuit we still need feedback that works at DC (zero Hz) or the gain would be only that of the open loop for DC signals. You AC signal though constrained would be swamped by the DC open loop gain.

Negative feedback stabilizes the op-amp by reducing its gain. In open loop, it has theoretically infinite gain, and thus if only a small voltage is applied at the input, the output will saturate in the direction of one of the supply voltages (Vcc or Vss). V+=input V-=Vout/2, If we have a gain of 2, it's obvious that $\mathrm{V}+$ is Vout/2.

Negative feedback results in reduced overall voltage gain, a number of improvements are obtained, among them being:

## 1. Higher input impedance.

## 2. Better stabilized voltage gain.

## 3. Improved frequency response.

## 4. Lower output impedance.

## 5. Reduced noise.

6. More linear operation.

## QUESTION NO: 3(b)

State the following statement as True or False and also give the reason for your answer:
"The output of a summing amplifier is positive".

## ANSWER:

The above statement is "False". Following is the reason.
To calculate the formula of a summing amplifier we have a formula which is,

$$
V_{\text {OUT }}=-R_{F}\left[\frac{V 1}{R 1}+\frac{V 2}{R 2}+\frac{V 3}{R 3}\right]
$$

As we can see in the above equation it'll give us a positive output if the sum of input voltage divided by input resistance $\left(R_{i n}\right)$ is equal to a negative number, while if the resultant from input voltages divided by input resistance $\left(R_{\text {in }}\right)$ is a positive number then our $V_{\text {out }}$ will be a negative value.

Summing amplifier is an application of inverting op-amp configuration that has two or more inputs and its output voltage is proportional to the negative of the algebraic sum of its input voltages."

For Example:

```
V1=2V,R1=5 K\Omega
V2=3V , R2=5 K\Omega
V3=5V , R3=5 K\Omega
RF}=5\textrm{K}
```

Putting the values in the above equation we get,

$$
V_{\text {OUT }}=-5 \mathrm{~K} \Omega \quad\left[\frac{2 V}{5 \mathrm{~K} \Omega}+\frac{3 V}{5 \mathrm{~K} \Omega}+\frac{5 V}{5 \mathrm{~K} \Omega}\right]
$$

$V_{\text {OUT }}=-10 \mathrm{~V}$ Answer.

B:
$\mathrm{V} 1=-2 \mathrm{~V}, \mathrm{R} 1=200 \mathrm{~K} \Omega$
$\mathrm{V} 2=3 \mathrm{~V}, \mathrm{R} 2=500 \mathrm{~K} \Omega$
$\mathrm{V} 3=1 \mathrm{~V}, \mathrm{R} 3=1 \mathrm{M} \Omega$
$R_{F}=1 \mathrm{M} \Omega$
$V_{\text {OUT }}=-1000 \mathrm{~K} \Omega \quad\left[\frac{-2 V}{200 \mathrm{~K} \Omega}+\frac{3 V}{500 \mathrm{~K} \Omega}+\frac{1 V}{1000 \mathrm{~K} \Omega}\right]$
$V_{\text {OUT }}=+3 V \quad$ Answer.

