

M. Bitab

ID 14726

Page # 1
Assignment # 3.

Q1

A)

Ans:-

The first is to disable interrupts while an interrupt is being processed. A disabled interrupt simply means that the processor can & will ignore the interrupt request signal.

The drawback to the preceding approach is that it does not take into account relative priority or time critical needs.

2) A second approach is to define priorities for interrupts & to allow an interrupt of higher priority to cause a lower-priority interrupt handler to be itself interrupted.

B)

Ans:-

QPI Protocol Layers

In this layer the packet is defined as the unit of transfer. One key function performed at this level is a Cache Coherency

M. Bited

ID 14726

Protocol which deals with making sure that main memory value held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

C)

Ans:-

Physical & logical Architecture of PCIe:-

A Root Complex device also referred to as a chipset or a host bridge connects the processor & memory subsystem to the PCI Express switch fabric comprising one or more PCIe & PCIe switch devices.

PCIe link from the chip set may attach to the following kinds of devices that implement PCIe.

Switch: The switch manages multiple PCIe streams.

M-Bild

ID 14926 3

PCI endpoints:

An I/O device controller that implements PCI such as a Gigabit ethernet switch, a graphics or video controller, disk interface, or a communication controller.

Legacy endpoint:

Legacy endpoint category is intended for existing designs that have been migrated to PCI Express, & it allows legacy behavior such as use of I/O space & locked transactions.

PCIe/PCI bridges:

Allow older PCI devices to be connected to PCI-based system.

Q2

A)

Ans:-

Instruction cycle:-

The processing required for a single instruction is called an instruction cycle.

Using the simplified two step description given previously, the

M. Bilal
ID 14726

4

Instruction cycle is depicted.
The two steps are referred to as the fetch cycle & the execute cycle. Program execution halts only if the machine is turned off, some sort of unrecoverable error occurs or as a program instruction that halts the computer is encountered.

B)

Ans:

Class of Interrupts:-
Program:

It is generated by some condition that occurs as a result of an instruction execution such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.

Timers:

It is generated by timer within the processor. This allows the operating system to perform certain functions on a regular basis.

I/O:

It is generated by I/O

M. Bilal

ID 14926

5

It is generated by I/O Controller to signal normal completion of an operation request service from the processor or to signal a variety of error condition.

Hardware failures-

It is generated by failure such as power failure or memory parity error.

c)

Ans:

Interconnection schemes

The most common computer interconnection structures are based on the use of one or more system buses.

A system bus typically of from about fifty to hundred of separate lines.

Data lines-

The data line provide a path for moving data among system modules. These line collectively are called the data bus.

Address Lines

The address lines are used to designate the source or destination of the data on the data bus.

Control Lines

The control lines are used to control the access to and the use of the data & address line.

Q 3 (A)

Ans

Programming hardware is

The program in the form of hardware and is termed a hardware program.

Programming in software

The new method of the programming which is a sequence of code or instruction is called software programming.

M. Bilal
ID 14721

7

B)

Ans:

In the interrupt cycle, the processor checks to see if any interrupts have occurred indicated by the presence of an interrupt signal.

If no interrupts are pending the processor proceeds to the fetch cycle & fetch the next instruction of the current program.

Q4
A)

The hypothetical machine of has two (I/O instruction).
011 = Load AC from I/O
011 = Store AC to I/O

Load AC to device 5
Store AC to device 6.

B)

Ans:

The PC contain 300 the address of the first instruction.

M. Bilal

ID 14726

8

The value of in location 940 is loaded in the MBR.

The address portion of the IR(940) is loaded to MBR.

The value in the PC(301) is loaded to the MAR.

C)

Ans:

a) If the local address bus is 32 bits, the whole address can be transferred at once & decode memory.

b) $2^{24} = 16 \text{ MBytes}$

c) The Program Counter must be at least 24 bits. Typically a 32-bit microprocessor will have a 32-bit external address.

D)

Ans:

Clock cycle =

$1 = 125 \text{ ns}$ 8 MHz Bus cycle = $4 \times 125 \text{ ns}$
= 500 ns 2 bytes transferred every 500 ns

M. Bilal

ID 14726

9

4 MB/sec:

Doubling the frequency may mean adopting a new chip manufacturing technology doubling the external instruction will have the same number of clock cycle.

E)

Ans:

a) During a single bus cycle the 8-bit microprocessor transfer one byte while the 16-bit microprocessor transfer two bytes.

b)

Suppose we do 100 transfer of operands & instruction of which 50 are one byte long & 50 are two byte long.

F)

Ans:

A bus cycle take 0.25 μ s so a memory cycle takes 1 μ s. If both operand are even aligned, it take 2 μ s to fetch the two operands.

M. Bilal
ID 14726

10

6)

Ans:-

Consider a min of 100 instruction $\frac{2}{7}$ operand. on average they consist of 20% 32 bit item, 40% 16 bit item, $\frac{2}{7}$ 40% 8 bit items. The number of bus cycle required for the 16 bit microprocessor $(2 \times 20) + 40 + 40 = 120$ for the 32 bit microprocessor the number required is 100 this amount an improvement of $\frac{20}{120}$ or about 17%