


Name	Riaz - Ahmad.
ID	15419
Paper	IDLID Final Term
Teacher	Sir M. Amin
Semester	3 <sup>rd</sup> .

Q.

Part (a)



In digital circuits A binary Adder-

(2)

Day: MTWTF S

Date: \_\_\_/\_\_\_/\_\_\_

Subtractor is one which is capable of both addition and subtractor of binary numbers in one circuit of itself.

The operation being performed depends upon the binary value the control signal holds. It is one of the components of the ALU (Arithmetic Logic Design)

This circuit requires prerequisite

knowledge of xor gate, binary addition and subtraction full adder.

The circuit consists of  $n$  full adders

since we are performing operations


on  $n$ -bit numbers. There is a

control line  $K$  that holds a binary value of either 0 or 1 which

determines that the operation being carried out is addition or subtraction


For an  $n$ -bit binary adder-subtractor

we use  $n$  number of full adders.



A simple decimal-to-BCD encoder is a digital circuit that has 10 input lines and 4 output lines. The 10 inputs represent the 10 decimal numbers from 0 to 9, where only one input can be active. The output indicates the BCD code that represents the active input.

(d) frequency divider (use 3j-k flip-flop and assume 16 kHz frequency as initial wave form.



Here we assume the frequency is 16 kHz

$$f = \frac{F}{2} = \frac{16}{2} = 8 \text{ kHz}$$

Q8

input data	here	output
S1	S0	Y
0	1	0
1	0	1
1	1	0
0	0	1

If  $S_1 = 0$  and  $S_0 = 1$  then  $Y = 0$

$$\text{Then } Y = 0 \cdot \bar{S}_1 \cdot S_0$$

if  $S_1 = 1$  and  $S_0 = 0$  then  $Y = 1$

$$\text{Then } Y = S_1 \cdot \bar{S}_0$$

Day: MTWTFPS

5


Date: / /

if  $S_1 = 1$  and  $S_0 = 1$  then  $y = D_2$   
Then  $y = D_2^- S_1(S_0)$


if  $S_1 = 0$  and  $S_0 = 1$  then  $y = D_3$   
Then  $y = D_3^- S_1^- S_0^-$

$$y = D_0^-(S_1)^-(S_0) - D_1(S_1)S_0^- - D_2^- S_1(S_0) - D_3 S_1^- S_0^-$$

(A)  $S_1 = 1$   $S_0 = 0$



(B)  $S_0 = 0, S_1 = 1$   $C = S_1 \cdot S_0 = 1 \cdot 0 = 0$   $D = S_0 = 0$



(Q3)

Even

odd

$A_0$

$A_1$

$A_2$

$A_3$

$A_4$

$A_5$

$A_6$

$A_7$

$\Sigma_{\text{even}}$

$\Sigma_{\text{odd}}$

1

2

3

4

5

6

7

8

9

$\Sigma_{\text{even}}$

$\Sigma_{\text{odd}}$

(Q7) B) part 4-bit active low decoder.

4-bit active low decoder.

A decoder is a building block that takes in an  $n$ -bit binary number as input.

- ↳ Decodes that binary number as input the corresponding output.
- ↳ Individual output for every input combination i.e. 2nd output.

4 bit active low decoder	2 4 2 16	D0	1 output for each combination of the input number.
		D1	
		D2	
		D3	
		D4	
		D5	
		D6	
		D7	
		D8	
		D9	
		D10	
		D11	
		D12	
		D13	
		D14	
		D15	

Day. MTWTFSS

8

Date: \_\_\_/\_\_\_/\_\_\_

Q4

CLK

J

K

PRE

~~CLR~~

CLR

Q

Q5

CLK

Date

Q0

Q1

Q2






9

Day: MTWTFSS

Date: \_\_\_/\_\_\_/\_\_\_

Q6



CLK	1	2	3	4	5	6	7	8
$Q_0$								
$Q_1$								
$Q_2$								
$Q_3$								
$Q_4$								