

Department of Electrical Engineering
Assignment
Date:

14/04/2020

Course Title:

Course Details

Electronic Circuit Design
Eng Mujtaba Ihsan

Module: 04

Instructor:

Total Marks: 30

Student Details

Name: M.Salman shahid


Student ID: 15006

Q
1

(a
)

Explain the drain characteristic curve of D-MOSFET given below.


Marks
07



CLO 1

Q1:-

Ans:- (1)



In the above drain characteristic curve.


I_{DSS} :- It is the maximum drain current that an FET produces.

(i) If we keep V_{GS} (Gate to Source Voltage) at 0 Volt if we increase V_{DS} , I_D also increase (Here we consider electronic current)

\bar{e} flows from S to Drain

Ohmic Region - It follows ohm's law because if we increase V_{DS} , I_D also increases. So, direct relation.

$$V_{DS} \propto I_D$$




In this region the transistor will be biased so max ~~curr~~ amount of gate voltage is applied to the device. So max current flowing through the mosfet switch.

Cut off region - In this region the transistor is the condition of zero input voltage.

Page# 3

So from the graph the transistor is N-channel D Mosfet it means that it required $-V_{GS}$ to switch the transistor off


The D-mosfet operate as Depletion mode when $-V_{GS}$ is applied or act as Enhancement mode when $+V_{GS}$ is applied



So from the graph
① when V_{GS} is at $0V$
when we increase V_{DS}
there is almost const
current I_D also increase
here we consider electronic current


If Gate Voltage +ve:- If the gate voltage is +ve the channel width increases as a result I_D through channels increases.

As we look to the graph when we apply $V_{GS} = 0.5V$ the I_D also increases



If Gate voltage is -ve:-

If we apply -ve voltage the channel width decreases as a result very little decreases. If keep them more -ve so the transistor are in the cut off region or turned off.





(b)
)

Sketch the hybrid model and write equations for the transistor in common emitter configuration.

Marks
06
CLO 1

Ans b:- Transistor Hybrid Model:-



h_{ie} input impedance (Ω)

h_{re} reverse voltage ratio (dimensionless)

h_{fe} forward current transfer ratio (-)

h_{oe} output admittance (Siemen)

input voltage equation: - V_{be}

$$V_{be} = h_{ie} i_b + h_{re} V_{ce}$$

Output voltage equation: - i_c

$$i_c = h_{fe} i_b + h_{oe} V_{ce}$$

if i_b is held constant

($i_b = 0$) then h_{re} & h_{oe} can be solved

$$h_{re} = V_{be} / V_{ce} | i_b = 0$$

$$h_{oe} = i_c / V_{ce} | i_b = 0$$

Also if V_{ce} is held

constant ($V_{ce} = 0$) then h_{ie}

and h_{fe} can be solved: -

$$h_{ie} = V_{be} / i_b | V_{ce} = 0$$

$$h_{fe} = i_c / i_b | V_{ce} = 0$$

Q 2:-

Given data :-

Common mode gain = 0.6

differential voltage gain = 400,000

find :- CMRR = ?
expressed in decibels = ?

$$CMRR = A_d / A_c$$

A_d = differential voltage gain

A_c = common mode gain

$$CMRR = A_d / A_c$$


$$= \frac{400,000}{0.6}$$

$$= 666666.667$$

$$CMRR(\text{dB}) = 20 \times \log_{10}(CMRR)$$
$$= 156.47817 \text{ dB}$$


Ans ③ :-

Negative feed back:-



“ Negative feed-back is the process of “feeding back” a fraction of the output signal back into input, but to make the feed back -ive we must feed it back to the -ive or (inverting input) terminal of the op-amp using an external Feed back Resistor R_f ”


This feed back connection b/w the output & the inverting input terminal forces differential to zero



In this OP-Amp is connect with feed back to produce a closed loop operation

Two rules to remember about inverting amplifier

- ▷ No current flows into the input terminal
- ▷ The differential input voltage is zero as $V_1 = V_2 = 0$ (virtual earth)




An inversion of the output signal with respect to the input as it is 180° out of phase

∴ This is due to the feed-back is -ve in value.

(b) State the following statement as True or False and also give the reason for your answer:
"The output of a summing amplifier is positive"

Marks
06
CLO 2


Ans (b)



"In this simple summing amplifier circuit, the output voltage (V_{out}) now becomes proportional to the sum of input voltages V_1, V_2, V_3 ."

When the summing point is connected to the inverting input of the op-amp, the circuit will produce the negative sum of any number of input voltage, or when the summing point is connect

with the non-inverting input of the op-amp it produce the true sum of input voltages.



So The Answer is ~~also~~ also
True or Not false