

DLD Assignment final

Name:

M. Bilal Elahi

ID:

15434

Department:

Computer Science

Submitted To:

Sir M. Amin.


①

① Draw and explain logic diagram for each of following.

(A) A circuit for adding or subtracting two 4 bit numbers

① full adder:


The full adder is logical circuit, that perform an addition operation on three binary digits, and just like an half adder, it also generate carry. In many ways full adder can be used as half adders connected together.




② 4 bit full subtractor:

The 4 bit full subtractor is logical circuit, that perform subtraction operation on three binary digits, and just like an half subtractor, it also generate borrow. In many ways full subtractor can be used as half subtractors connected together.

(2)



(5) 4 bit active low decoder:




Here, we use 4 bit input signal A and it detects the value 1001.

The active low decoder means that output is active if it has logic value, which is low, rather than logic value high. This decoder works as active low enable input is high.

(3)


(c) Decimal to BCD encoder:



A decimal to BCD encoder is also known as 10 line to 4-line encoder, it accepts 10 inputs and produces 4-bit output corresponding to decimal input to activated.

(4)

(d) Frequency divider (use 3 J-K flip flop and assume 16 KHZ frequency as initial wave form).



Here we assume the frequency is 16 KHZ.
So $f/2$, $f = 16/2$
 $f = 8$ KHZ.

(2) for 4 input multiplexer, data inputs are given as


$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$,
find output x , if select input are

(a) $S_0 = 1, S_1 = 0$.


S_2	1	$D_0 = 1$ x $S_0, S_1 = 10, D_0$
S_1	0	
D_0	0	
D_1	1	
D_2	0	
D_3	1	

(5)


(b) $S_0 = 0, S_1 = 1$



(c) $S_0 = 1, S_1 = 1$



(d) $S_0 = 0, S_1 = 0$




6

Q3) Timing diagram in figure 01 shows inputs to a 9 bit parity checker. Draw the Σ even and Σ odd output for every parity checker.


even

Odd.




7


Q4




Q5



8



Q6



P.T.O

9

