

ID # 13794

Muhammad Zarak Khan

ASSIGNMENT # 2

Digital Logic Design

Q3) The waveform in the figure 01 shows input to a 9-bit parity checker. Draw the E even and E odd for the even parity checking.

Ans: ~~Figure 01~~


clock reference data

Symbol	Parameter	Condition	Typical	
t_{pd}	propagation delay A to E	$C = 1, S = 1, V_{in} = 5V$	HC	HCT
	t_{in} to E		17	18
	t_{in} to E		20	22
C_i	input capacitance		5.5	3.5
C_{po}	power dissipation capacitance per package		65	65

Q5) Use the waveforms in figure 05 to draw the timing diagram for the parallel outputs



Ans: Using Serial-in, parallel out shift register.

If four data bits are shifted in by four clocks via a single wire at data-in, below the data becomes available simultaneously on the four outputs QA to QD after the fourth pulse.



Serial-in parallel out Shift register with 4 stages

Q6) Draw the logic diagram & timing diagram for the 4th stage synchronous binary counter.




Q4) The waveforms in figure 7 show inputs to a flip-flop. Determine the Q output, if the flip-flop is initially RESET.

The waveforms in figure 7 are applied to the J, K, CLK, PRE, & CLR inputs of a flip-flop. Determine the Q output, if the flip-flop is initially RESET.

Ans) Let's look at the two specific edge-triggered flip-flops. They are representative of the various types of flip-flops available in fixed-function IC form & like most other devices.

Also we learn how VHDL is used to describe the types of flip-flops.

ex The J, K, CLK, PRE & CLR waveforms in figure 7 - are applied.



The resulting (Q) waveform is shown in Fig 7
 Note that each time a LOW is applied to the \overline{PRE} to \overline{CLR} the flip-flop is set or reset regardless of the state of the other input.


Q1) Draw & explain the logic diagram for each of the following.


a) A circuit for adding or subtracting two 4-bit no's

Sol: Parallel Adder/Subtractor

The operation of both addition & subtraction can be performed by a one common binary adder. Both binary circuit can be designed by adding an EX-OR gate with each full adder as shown. The mode input-control line M is connected with carry input of the least significant-bit of the full adder.

Q2 B) 4 bit active low decoder





A	B	Q_0	Q_1	Q_2	Q_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Q1C

Sol: $(345)_{10} = (?)_{BCD}$

$$\frac{3}{0011} \quad \frac{4}{0100} \quad \frac{5}{0101}$$

$$(345)_{10} = (0011 \ 0100 \ 0101)_{BCD}$$