

Student: Hayat ahmad khan

Assignment:02

ID#<u>14486</u>

paper: Computer Architecture

### Q.1 Give answer to each of the following:

#### Ans(a):-

Dept: BS (CS)

Different desktop applications that require the great power of contemporary microprocessor based systems are:

- Image processing
- Three-dimensional rendering
- Speech recognition
- Videoconferencing
- Multimedia authoring
- Voice and video annotation of files
- Simulation modelling

### Ans(b):-

The techniques used in contemporary processors to increase speed are following:

### Pipelining:-

Pipelining enables a processor to work simultaneously on multiple instructions by performing a different phase for each of the multiple instructions at the same time.

### Branch prediction:-

Branch prediction potentially increases the amount of work available for the processor to execute.

### Superscalar execution:-

This is the ability to issue more than one instruction in every processor clock cycle. In effect, multiple parallel pipelines are used.

### Data flow analysis:-

The processor analyzes which instructions are dependent on each other's results, or data, to create an optimized schedule of instructions.



Student: Hayat ahmad khan

Assignment:02

ID#<u>14486</u>

Dept: <u>BS (CS)</u>

paper: Computer Architecture

### Speculative execution:-

This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

# Ans(c):-

Discuss the problems created due to increase in clock speed and logic density of the processor are:

### Power:-

As the density of logic and the clock speed on a chip increase, so the power density increases and also dissipated the heat.

# RC delay:-

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires connecting them; specifically, delay increases as the RC product increases.

# Memory latency:-

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

# Ans(d):-

The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows:

Speedup =Time to execute program on a single processor/Time to execute program on N parallel processors

= T(1 - f) + Tf/T(1 - f) + Tf/N = 1/(1 - f) + f/N

# Ans(e):-

# Multicore:-

•The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.



Student: Hayat ahmad khan

coignmont 02

ID#<u>14486</u>

Dept: <u>BS (CS)</u>

Assignment:02

paper: <u>Computer Architecture</u>

•Strategy is to use two simpler processors on the chip rather than one more complex processor.

•With two processors larger caches are justified.

•As caches became larger it made performance sense to create two and then three levels of cache on a chip.

MIC:-

•Leap in performance as well as the challenges in developing software to exploit such a large number of cores.

•The multicore and MIC strategy involves a homogeneous collection of general purpose processors on a single chip.

<u>GPUs:-</u>

•Core designed to perform parallel operations on graphics data.

•Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video.

•Used as vector processors for a variety of applications that require repetitive computations.

Q.2 Solve each of the following:

Ans(A):-

Effective CPI:-

CPI = (1\*46000) + (2\*33000) + (2\*16000) + (2\*9000) / 100

CPI = 162000 / 100

CPI = 1620

MIPS Rate:-

MIPS rate = 60 MHz / 1620 \* 106

MIPS rate = 60 \* 106 / 1620 \* 106

MIPS rate = 60 / 1620

MIPS rate = 0.037



ID#<u>14486</u>

Dept: <u>BS (CS)</u>

Assignment:02

paper: Computer Architecture

#### Execution Time:-

T = Ic / (MIPS \* 106)

T = 104000 / (0.037 \* 106)

Student: Hayat ahmad khan

T = 104000 / 37 \* 103

T = 2811 \* 10-3

T = 2.811 sec

### Ans(B):-

For Machine A:-

CPI = (1\*8 + 3\*4 + 4\*2 + 3\*4) \* 106 / (8+4+2+4) \* 106

CPI = 40 \* 106 / 18 \* 106

CPI = 2.22

MIPS rate = 200MHz / 2.22 \* 106

MIPS rate = 200 \* 106 / 2.22 \* 106

MIPS rate = 90

T = Ic / (MIPS \* 106)

T = 18 \* 106 / 90 \* 106

T = 0.2 sec

For Machine B:-

CPI = (1\*10 + 2\*8 + 4\*2 + 3\*4) \* 106 / (10+8+2+4) \* 106

CPI = 46 / 24

CPI = 1.92

MIPS rate = 200MHz / 1.92 \* 106

MIPS rate = 200 \* 106 / 1.92 \* 106



ID#<u>14486</u>

Dept: <u>BS (CS)</u>

Assignment:02

paper: <u>Computer Architecture</u>

MIPS rate = 104

T = Ic / (MIPS \* 106)

T = 24 \* 106 / 104 \* 106

Student: Hayat ahmad khan

T = 0.23 sec

# Ans(C):-

### Part(a):-

The MIPS rate could be computed as the following:

MIPS rate = Ic / T \* 106

Ic = MIPS rate \* T \* 106

Now by computing the ratio of the instruction count of the IBM RS/6000 to the VAX 11/780 which is:

18 \* 1x \* 106 / 1 \*12 x \* 106

= 18/12

= 1.5

# PART(b):-

Regarding to the VAX 11/780, the CPI = (5 MHz) / (1 \* 106) = 5 \* 106 / 1 \* 106

=5/1 = 5

Regarding to the IBM RS/6000, the CPI = (25 MHz) / (18 \* 106 ) = 25 \* 106 / 18 \* 106

### Ans(D):-

- a. Determine the average CPI.
- b. Determine the corresponding MIPS rate.
- c. Calculate the speedup factor.



Student: Hayat ahmad khan

ID#<u>14486</u>

Dept: <u>BS (CS)</u>

Assignment:02

paper: Computer Architecture

d. Compare the actual speedup factor with the theoretical speedup factor determined by Amdahl's law.

### Part (a):-

. Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore, the following table be gotten:

Instruction TypeCPIInstruction MixArithmetic and logic160%Load/store with cache hit218%Branch 412%12%Memory reference with cache10%

The average CPI =  $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$ . Therefore, the CPI has been increased since the time for memory access is also increased.

# Part(b):-

. MIPS = 400/2.64 = 152. There is a corresponding drop in the MIPS rate.

# Part(c):-

The speedup factor equals to the ratio of the execution times. The execution time is calculated as the following: T = Ic / (MIPS \* 106).

For the one processor, T1 = (2 \* 106) / (178 \* 106) = 11 ms.

For the 8 processors, each processor executes 1/8 of the 2 million instructions plus the 25,000

T8 = 2 \* 106 ÷ 8 + 0.025 \* 106 / 152 \* 106



Student: Hayat ahmad khan

Assignment:02

ID#<u>14486</u>

paper: Computer Architecture

T8 = 1.8 ms

Dept: BS (CS)

Therefore we have

Speedup = Time to execute program on a single processor /

Time to execute program on N parallel processor

Speedup = 11 / 1.8

Speedup = 6.11

Part(d):-

By depending on the information given, it is not obvious how to quantify this effect in Amdahl's

equation. Therefore, if it is supposed that the fraction of code ,which is parallelizable, is f = 1, then Amdahl's law decreases to Speedup = N = 8. Therefore, the actual speedup is only about 75% of the theoretical speedup.