

(1)

Name

Kavimullah

ID #

15076

Department

BS-CS 4th Semester

Assignment No

1st

Subject

Computer Architecture.

Date

18/05/2020

Q 1:-
= = =

Give answer to each of the following.

A. Discuss the two approaches for dealing with multiple interrupts.

Ans:-
= = =

1) The first is to disable interrupts while an interrupt is being processed. A disabled interrupt simply means that the processor

(2)
Name: Karimullah ID# 15076

Can and will ignore that interrupts request signal. The drawback to the preceding approach is that it does not take into account relative priority or time critical needs.

2) A second approach is to define priorities for interrupts handler to be itself and to allow an interrupts of higher priority to cause a lower priority interrupts handler to be itself interrupted.

(B) Discuss the types of exchange that are needed by indicating the major forms of input and output for processor, memory and

(4)

Name: Karimullah

ID # 15076

Processors send data to the I/O device.

• I/O to or from Memory :-

For these two cases, an I/O module is allowed to exchange data directly with memory, without going through the processor using direct memory access.

(C) Discuss the QuickPath interconnect (QPI) protocol layer?

Ans:- QPI Protocol layer:-

In this layer the packets is defined as the unite of transfer one key function performed at this level as a Cache Coherency protocol which deals with making

(5)

Name : Karimullah ID # 15076

Sure that main memory value held in multiple Caches are consists. A typical data packet payload is a block of data being sent to or from a cache.

(D) Discuss the physical and logical architecture of PCIe in detail.

Ans
Physical and Logical Architecture of PCIe :-

A root Complex device, also referred to as a chipset or a host bridge connects the processor and memory subsystem to the PCI Express switch fabric comprising one or more PCIe and PCIe switch device.

(6)

Name : Karimullah

ID # 15076

Pcie links from the Chipset may attach to the following kinds of devices that implement Pcie:

- Switch

The switch manages multiple Pcie streams

- Pcie endpoints

A I/O device or controller that implement Pcie. Such as a Gigabit Ethernet Switch, a graphics or video controller, disk interface, or a communication controller

Legacy endpoints

Legacy endpoint category is intended for existing designs that have been migrated to Pcie Express and it allows legacy behavior such as

(7)

Name : Karimullah

ID# 15076

use of I/O space and locked transaction.

• PCIe / PCI bridge -

Allows older PCI devices to be connected to PCIe-based system.

Q2 write short note on each of the following.

Ans. (A) Instruction Cycle.

The processing required for a single instruction is called an instruction cycle. Using the simplified two-step description given previously, the instruction cycle is depicted. The two steps are referred to as the fetch cycle and the execute cycle. Program

(8)

Name: Karimullah ID # 15076

Execution halts only if the machine is turned off some sort of unrecoverable error occurs, or a program instruction that halts the computer is encountered.

(B) Instruction Cycle State diagram:-
= = = = | = = = = >

The state in instruction cycle can be described as follows.

→ Instruction address calculation:-
= = = = = >

Determine the address of the next instruction to be executed. usually this involves, adding a fixed number of to the address of the previous instruction.

→ Instruction fetch (if):-
= = = = > Read

(9)

Name : Karimullah ID # 15076

Instruction from its memory location into the processor

→ Instruction Operation Decoding
? ? ? ? ? ? ? ? ? ?

Analyze instruction to determine type of operation to be performed and operand(s) to be used.

→ Operand address Calculation
= ? ? ? ? ? ? ? ?

If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.

→ Operand fetch (OF)
? ? ? ? ? ? ? ?

Fetch the operand from memory or read it in from I/O.

→ Data Operation (DO)
? ? ? ? ? ? ? ?

Perform the operation

(10)

Name : Karimullah

ID #15076

indicated in the instruction.

→ Operand Store (OS):

write the

result into memory or
out to I/O.

(C) Classes of Interrupts:-

(i) Program:-

It is generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.

(ii) Timer:-

It is generated by a timer within the

(11)

Name: Karimullah ID # 15076

processor. This allows the operation system to perform certain function on a regular basis.

(iii)

I/O:-

It is generated by an I/O Controller, to signal normal completion of an operation, request services from the processor or to signal a variety of error conditions.

(iv)

Hardware Failure:-

It is generated by a failure such as power failure or memory parity error.

(D)

Bus Interconnection Schemes:-

The most common computer interconnection structures are based on the use of

(12)

Name : Ka'imullah ID # 15076

one or more system buses
A system bus consists, typically, of from about fifty to hundreds of separate lines. The lines can be classified into three functional groups; data, address, and control lines.

(a) Data lines:-

~~~~~ The data lines provide a path for moving data among system modules. These lines, collectively, are called the data bus.

(b) Address lines:-

~~~~~ The address lines are used to designate the source or destination of the data on the data bus. The width of the address bus determines the maximum possible memory.

Name : Karimullah

ID # 15076

Capacity of the System.

(C) Control lines:-

====>>>> The control lines are used to control the access to and the use of the data and address lines. Because the data and address lines are shared by all components, there must be a means of controlling their use.

Typical control lines include Memory write, Memory read, I/O write, I/O read, Transfer ACK, Bus request, Bus grant, Interrupt request, Interrupt ACK, Clock and Reset.

(10/1)

Name: Karimullah

ID # 15076

Q3 :- Differentiate each of the following:

(A) Programming in Hardware
And Programming in Software

Ans Programming in Hardware :-

The "program" is in the form of hardware and is termed a hardware

program. Suppose we construct a general-purpose configuration of arithmetic and logic function. This set of hardware will perform various function on data depending on control signals applied to the hardware. In the original case of customized hardware the system accepts data and produces results.

(15)

Name: Kaimullah ID # 15076

Programming In Software:-
2 5 2 2 5 2 2 2 2 2

The new method of programming which is a sequence of codes or instruction is called software programming. In this method, programming is much easier. Instead of rewiring the hardware for each new program, all we need to do is provide a new sequence of codes. Each code is, in effect, an instruction, and part of the hardware interprets each instruction and generates control signals.

(B) Program flow of control without interrupts and with interrupt.

Ans:- In the interrupts cycle, the processor checks to

(16)

Name: Karimullah

IO # 15076

See if any interrupts have occurred, indicated by the presence of an interrupt signal.

- If no interrupts are pending, the processor proceeds to the fetch cycle and fetches the next instruction of the current program.

(C) Disabled interrupt and nested interrupts processing:

Ans:- A disabled interrupt simply means that the processor can and will ignore that interrupt's request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupt.

Name : Karimullah ID # 15076

- o A nested interrupts is to allow a interrupts of higher priority to cause a lower-priority interrupt handler to be itself interrupted. A user program begins at $t = 10$, a printer interrupts occurs user information is placed on the system stack and execution continues at the printer interrupt service routine (ISR). while this routine is still executing at $t = 15$, a communication interrupt occurs.

Q4
2/21

Solve each of the following.

(A)
2/21

The hypothetical machine of has two I/O instruction (See figure 01):

(18)

Name: Karimullah

ID# 15076

0011 = Load AC from I/O.

0111 = Store AC to I/O.

In these cases, the 12 bit address identifies a particular I/O device. Show the program execution (using the format of Fig 3.5) for the following program.

Load AC from device 5.

Add contents of memory location ~~92~~ 940.

Store AC to device 6.

Assume that the next value retrieved from device 5 is 3 and that location 940 contains a value of 2.

Ans:-
222

Memory (contents in hex) =

300: 3005; 301: 5940; 302

: 7006 Step 1: 3005 →

IR; Step 2: 3 → AC; Step 3:

5940 → IR, Step 4: 3 + 2 = 5

→ AC, Step 5: 7006 → IR;

Name: Karimullah ID# 15076

Step 6: AC \rightarrow Device 6.

(B) The Program execution of Figure 02 is described in the text using six steps. Expand this description to show the use of the MAR and MBR?

Ans:- (a) The PC contains 300, the address of the first instruction. This value is loaded into the MAR.

(b) The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR and the PC is incremented. These two steps can be done in parallel.

(c) The value in the MBR is loaded into the IR.

(20)

Name: Karimullah ID # 15076

(2) (a) The address portion of the IR (940) is loaded into the MAR.

(b) The value in location 940 is loaded into the MBR

(c) The value in the MBR is loaded into the AC.

(3) (a) The value in the PC (301) is loaded into the MAR

(b) The value in location (301) (which is the instruction with the value 5941)

is loaded into the MBR, and the PC is incremented.

(c) The value in the MBR is loaded into the IR.

(4) (a) The address portion of the IR (941) is loaded into the MAR.

(b) The value in location 941 is loaded into the

Name : Karimullah.

ID # 15076

MBR.

(c) The old value of the AC and the value of location MBR are added and the result is ~~301~~ stored in the AC.

(5) (a) The value in the PC (302) is loaded into the MAR.

(b) The value in location 302 (which is the instruction with value 2941) is loaded into the MBR, and the PC is incremented.

(c) The value in the MBR is loaded into the IR.

(6) (a) The address portion of the IR (941) is loaded into the MAR.

(b) The value in the AC is loaded into the MBR.

(c) The value in the MBR is stored in location 941.

Name : Karimullah ID # 15076

C Consider a hypothetical 32-bit microprocessor having 32-bit instruction. Composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address.

(a) What is the maximum directly addressable memory capacity in (bytes)?

(b) Discuss the impact on the system speed if the microprocessor bus has:
1. 32-bit local address bus and a 16-bit local data bus, or

2. 16-bit local address bus and a 16-bit local data bus.

(c) How many bits are needed for the program counter and the instruction register?

Name: Karimullah

ID # 15076.

Ans:(a) $2^{24} = 16 \text{ MBytes}$

(b) (1) If the local address bus is 32 bits, the whole address can be transferred at once and decoded in memory. However, because the data bus is only 16 bits, it will require 2 cycles to fetch a 32-bit instruction or operand.

(2) The 16 bits of the address placed on the address bus can't access the whole memory. Thus a more complex memory interface control is needed to latch the first part of the address and then the second part.

(c) The program counter must be at least 24 bits.

(24)

Name : Karimullah TD # 15076

Typically a 32 bit microprocessor will have a 32-bit external address bus and a 32-bit program counter. If the instruction register is to contain the whole instruction, it will have to be 32 bits long. If it will contain only the op code (called the op code register) then it will have to be 8 bits long.

(1)
22

Ans:
22

Clock cycle =
 $1 = 125 \text{ ns}$ 8 MHz Bus cycle =
 $4 \times 125 \text{ ns} = 500 \text{ ns}$ 2 bytes
transferred every 500 ns,
thus transfer rate

(25)

Name : Karimullah ID # 15076

4 MBytes/Sec.

$\frac{4}{2} \frac{M}{2} \frac{B}{2} \frac{y}{2} \frac{t}{2} \frac{e}{2} \frac{s}{2}$ Doubling the frequency may mean adopting a new chip manufacturing technology (assuming each instruction will have the same number of clock cycle); doubling the external data bus mean wider (maybe newer) on-chip data bus drivers/latches and modifications to the bus control logic. In the first microprocessor; in the second case, the "wordlength" of the memory will have double to be able to send/receive 32-bit quantities.

(E) Ans:-

(a) Consider during single

Name Karimullah ID# 15276

bus cycle, the 8 bit microprocessor transfer one byte while the 16 bit microprocessor transfers two bytes. The 16 bit microprocessor has twice the data transfer rate.

- (b) Suppose we do 100 transfer of operand and instructions, of which 50 are one byte long and 50 are two bytes long. The 8 bit microprocessor takes $50 + (2 \times 50) = 150$ bus cycles for the transfer. The 16 bit microprocessor requires $50 + 50 = 100$ bus cycles, thus the data transfer rates differ by a factor of 1.5.

(27)

Name Karimullah

ID # 15076

(F)

Ans:-
222

A bus cycle take 0.25 μ s.
So a memory cycle take
1 μ s. If both operands
are even aligned, it
takes 2 μ s to fetch the
two operands. If one is
odd aligned, the time
required is 3 μ s. If
both are odd-aligned
the time required is
4 μ s.

(G)

Ans:-
22

Consider a mix of 100
instruction and operand. on
average, they consists of
20% 32 bits items, 40%
16 bit items and
40% 8 bit items.

(28)

Name : Karimullah ID # 15076

The number of bus
cycle required for the
16-bit microprocessor
is $(2 \times 20) + 40 + 40 = 120$

For the 32 bit
microprocessor, the number
required is 100. This
amounts to an
improvement of $20/120$
or about 17%.

The End