

Name : HAMEED KHAN

Department : BS(CS)

Semester : 4th

ID # : 15066

Assignment No : 2~~7~~ Chapter # ~~2~~ 2

Subject : Computer Architecture

Submitted To : Muhammaed Amin Siv

Dated : 8th April 2020

①
(Q No 1)
"A"

Ans

Different desktop applications that require the great power of contemporary microprocessor based systems are:

- ✓ Image processing
- ✓ Three-dimensional rendering
- ✓ Speech recognition
- ✓ Video Conferencing
- ✓ Multimedia authoring
- ✓ Voice and video annotation of files
- ✓ Simulation modelling

"B"

Ans: The Techniques used in contemporary processor to we increase speed are following.

*** Pipelining:** Pipelining enables a processor to increase speed simultaneously on multiple instructions by performing at different base at the same time.

*** Branch prediction:**

Branch prediction potentially increases the amount work of available for the processor to execute.

*** Data flow analysis:**

The processor analysis with instructions are dependent on each others results or data to create or schedules of instructions.

*** Speculative execution:-**

②
This enables the processor to keep its execution engines as busy as possible by those that are likely to be needed.

"C"

Ans Discuss the problems created due to increase in clock speed and logic density of the processor are
Power! As the density of logic and the clock speed on a chip increase so the power and also dissipated the heat.

• **RC delay!** The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wire connecting them. as the RC are product increases.

• **Memory latency:**

Memory Access Speed (latency) and transfer Speed through out) lags processor speeds

"D"

Ans: The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows:

Speedup = Time to execute program on a single processor

÷ Time to execute program on N parallel processors

$$= T(1-f) + Tf / T(1-f) + Tf/N = 1/(1-f) + f/N$$

(3)
"E"

Ans: Multicore:-

- The use of multicore multi processor on the same chip provides the potential to increase performance without increasing the clock rate.
- With few processors larger caches are justified.
- As caches became larger it made performance sense to create two and then three levels of cache on a chip.

Mic:

- Leap in performance as well as the challenges in developing software to exploit such a large number of ~~cores~~ cores.
- The multicore and Mic Strategy involves a homogeneous collection of general purpose a single chip.

GPU:

- Core designed to perform parallel operations on graphics data.
- Used as vector processor for a variety of applications that require repetitive computations.

(Q No 2)

Ans: Effective Cpi:

$$CPI = (1 * 46000) + (2 * 33000) + (2 * 16000) + (2 * 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

Mips Rate:

$$Mips Rate = 60 MHz / 1620 * 10^6$$

(4)

$$\text{Mips rate} = 60 \times 10^6 / 1620 \times 10^6$$

$$\text{Mips rate} = 60 / 1620$$

$$\text{Mips rate} = 0.037$$

Execution Time:

$$T = 10^6 / (\text{Mips} \times 10^6)$$

$$T = 104000 / (0.037 \times 10^6)$$

$$T = 104000 / 37 \times 10^3$$

$$T = 2811 \times 10^3$$

$$T = 2.811 \text{ sec}$$

Ans:- "B"

For machine A:

$$\text{CPI} = (1 \times 8 + 3 \times 4 + 2 + 3 \times 4) \times 10^6 / (8 + 4 + 2 + 4) \times 10^6$$

$$\text{CPI} = 40 \times 10^6 / 18 \times 10^6$$

$$\text{CPI} = 2.22$$

$$\text{Mips rate} = 200 \text{ MHz} / 2.22 \times 10^6$$

$$\text{Mips rate} = 200 \times 10^6 / 2.22 \times 10^6$$

$$\text{Mips rate} = 90$$

$$T = 10^6 / (\text{Mips} \times 10^6)$$

$$T = 18 \times 10^6 / 90 \times 10^6$$

$$T = 0.2 \text{ Sec}$$

For Machine B:

$$\text{CPI} = (1 \times 10 + 2 \times 8 + 4 \times 2 + 3 \times 4) \times 10^6 / (10 + 8 + 2 + 4) \times 10^6$$

$$\text{CPI} = 46 / 24$$

$$\text{CPI} = 1.92$$

5

$$\text{Mips rate} = 104$$

$$T = LC / (\text{C Mips} * 10^6)$$

$$T = 24 * 10^6 / 104 * 10^6$$

$$T = 0.23 \text{ sec}$$

Ans "c"

The Mips rate could be computed as

the following:

$$\text{Mips rate} = LC / T * 10^6$$

$$LC = \text{Mips rate} * T * 10^6$$

Now by computing the ratio of the instruction
count of the IBM RS/6000 to the VAX 11/780
which is:

$$18 * 1 * 10^6 / 1 * 12 * 10^6$$

$$= 18/12$$

$$= \underline{1.5}$$

Ans

"b"

Regarding to the VAX 11/780 the CPI:

$$\text{CPI} = (5 \text{ MHz}) / (1 * 10^6) = 5 * 10^6 / 1 * 10^6$$

$$= 5/1 = \underline{5}$$

Regarding to the IBM RS/6000 the

$$\text{CPI} = (25 \text{ MHz}) / (18 * 10^6) = 25 * 10^6 / 18 * 10^6$$

$$= 25/18 = \underline{1.4}$$

⑤ "1"

Ans) a Since have the same instruction mix that mean the additional instructions for each task between the instruction types therefore the following tables gotten.

Instruction Type	CPI	Instruction Mix
Arithmetic and logic	1	60%
Load/store with Cache hit	2	18%
Branch	4	12%
Memory reference with Cache miss	12	10%

The average CPI = $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$
 therefore has the CPI has been increased since the time for memory access is also increased

⑥ MIPS = $400 / 2.64 = 152$ there is a corresponding drop in the MIPS rate.

⑦ The speedup factor equals to the ratio of the execution times the execution time is calculated as the following $T = 10^6 / (\text{MIPS} * 10^6)$

for the one processor $T_1 = (2 * 10^6) / (178 * 10^6) = 11 \text{ ms}$

for the 8 processor expect $1/8$ of the million instruction plus the 25,000

$$T_8 = 2 * 10^6 \div 8 + 0.025 * 10^6 / 152 * 10^6$$

$$T_8 = 1.8 \text{ ms}$$

②

Therefore we have

Speedup = $\frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$

$$\text{Speedup} = 11 / 1.8$$

$$\text{Speedup} = 6.11$$

(d) By depending on the information given it is not obvious how to quantify his effect in Amdahl's equation. Therefore if it is supposed that the fraction of code which is parallelizable is $f = 1$ then Amdahl's law decreases to $\text{Speedup} = N = 8$. Therefore the actual speedup is only about 75% of the theoretical speedup.

↙ [The End] ↘

