

Name = M. Usama
ID = 14150
Subject = VLSI Technology
Submitted To = Engr. Zulmain.
Semester = 6th
Date = 25/6/20


Q = 1 Design an area efficient layout for CMOS shown below

$$F = AB + (C \cdot D)E$$


N = • Series
 N = + Parallel

P = • Parallel
 P = + Series

$$F = AB + (C \cdot D)E$$



Q = 2



design subsystem design
 consideration of 4-bit
 codes.

P. T. O

④ Design of 4-bit adder.

Inputs			Outputs	
AK	BK	CK-1	SK	CK
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

Q = 3

(A) VLSI Design Issues & Design Trends.

(Ans) Some Architectural Issues in VLSI Design:-

In all design process, a logical & systematic approach is essential. This is particularly so the case of the design of a VLSI system which could otherwise take so long as to render the whole system obsolete before it is off the drawing board.

But now some sensible concepts applied in a larger system design requirements.

Guideline set as follows

- (1) Define the requirement (properly & carefully)
- (2) Partition the overall architecture into appropriate subsystems.
- (3) Consider communication paths carefully in

order to develop sensible interrelationship b/w subsystem.

(4) Draw a floor plan of how the system is to map into the silicon (and alternate between 2, 3 & 4 as necessary).

(5) Aim for regular structures so that design is largely a matter of replication.



Q = 3


(B) simple parity-check code:

[Ans] The simple - parity-check code is the most familiar error-detecting code. In this code, ~~a k-bit~~ a k-bit data word is changed to an n-bit code word where $n = k + 1$.

1) The extra bit called parity bit, is selected to make the total number of

Is in the code word even. Although some implementation ~~specify~~ specify an odd number of 1s. The minimum Hamming distance for the category is $d_{min} = 2$, which means that the code is a single-bit error detection code and it cannot correct any error.

⊕ Simply parity checkcode diagram.



Q = 4

Ans The lower limit of the supply voltages depends on the sum of the threshold voltage of the n-mos inverter & V_{DD} .
OR

The inverter have always lower limit of the power depends on the sum of the threshold V of the nmos & V_{DD} .


(a) Logic function is implemented by pull-down network only.

(b) Full swing outputs $(V_{OL} = GND \text{ \& } V_{OH} = V_{DD})$

(c) Non-ratioed

(d) Faster switching speeds.

Q=5



8x1

Truth Table

S_2	S_1	S_0	output
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

P-T-o

4x1

s_1	s_0	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


2x1

s_1	s_0	y
0	0	I_0
0	1	I_1

M. Usman

10

16/50



8x1 Mux by V.D. Method

$$I_0 = S_2 \quad \bar{S}_1 \quad \bar{S}_0$$

$$I_1 = \bar{S}_2 \quad \bar{S}_1 \quad S_0$$

$$I_2 = \bar{S}_2 \quad S_1 \quad \bar{S}_0$$

$$I_3 = \bar{S}_2 \quad S_1 \quad S_0$$

$$I_4 = S_2 \quad \bar{S}_1 \quad \bar{S}_0$$

$$I_5 = S_2 \quad \bar{S}_1 \quad S_0$$

$$I_6 = S_2 \quad S_1 \quad \bar{S}_0$$

$$I_7 = S_2 \quad S_1 \quad S_0$$

