

NAME: HAMAD
27/3

6961

ID:

COMPUTER

PAPER:

EXERCISE + CURE.

Give answers to each of the following:

a. Discuss the techniques used in contemporary processors to increase speed?

Ans. The techniques used in contemporary processors to increase speed are following:

*. **Pipelining**:-

Pipelining enables a processor to work simultaneously on multiple instructions at the same time

*. **Branch prediction**:-

Branch prediction potentially increases the amount of work available for the processor to execute.

*. **Superscalar Execution**:-

This is the ability to issue more than one instruction in every processor clock cycle. In effect, multiple parallel pipelines are used.

*. Data flow analysis: ⁽²⁾

The processor analyzes which instructions are dependent on each other's results, or data, to create an optimized schedule of instructions.

*. Speculative Execution:-

This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

b. Discuss the speedup of program using multiple processors compared to a single processor using Amdahl's law?

Ans. The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows.

Speedup = Time to execute program

3.

on a single processor time to
execute program on N parallel
processors.

$$= T(1-f) + T\beta/T(1-\beta) + T\beta/N = 1/(1-f) + \beta/N$$

C. Discuss the quickpath interconnect
protocol layers?

Ans. In this layer, the packet is
defined as the unit of transfer.
one key function performed at
this level is a cache coherency
protocol, which deals with making
sure that main memory values
held in multiple cache are
consistent. A typical data packet
payload is a block of data
being sent to or from a cache.

"5"

a doubling every 18 months in the 1970's but have subordinated that rate since.

1. The cost of computers.
2. The electrical path length is shortened increasing operating.
3. The computer becomes smaller.
- ④ There are a reduction power requirements.
3. There are power interchip connections.

b. Cycle state diagrams:-

Instruction fetch:-

Read instruction from its memory location into the processor.

~ Instruction operation Decoding:-
Analyse instruction to determine

4.

d. Discuss the physical and logical architecture of PCIe in detail?

Ans: A root complex device also referred to as a switch or a host bridge, connects the processor and memory subsystems to the PCI express switch fabric. Comprising one or more PCIe and PCIe switch and PCIe switch devices.

Q2. Write a note on each of the following:

a. Consequences of Moore's Law-

Moore's Law-

Godson Moore observed that the number of transistors was doubling every year on a single chip. The pace slowed to

* Cypher

are designed to perform parallel operations on graphic data. It is used to encode and render 2D and 3D graphics as well as processes.

Q1.

(a) Discuss the IAS operation using the flowchart in details?

Ans.

The IAS operates by respectively performing an instruction cycle. Each instruction cycle consists of two sub-cycles.

1. Fetch Cycle:-

The operands of next instruction is loaded into the IR and

Type of operations to be performed and operand(s) to be used.

c. Key characteristics of family C?

Similar or Identical Instructions

Set:

This means that programs can move up but not down.

Identical Operating Systems - the same basic OS is available for all family members.

Increasing speeds:

The rate of instruction execution increases in going from lower to higher family members.

d. Classes of Interrupts:

Programs:

"7"

Its generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow division by zero or reference outside a users allowed memory space.

Hardware failure :-

It is generated by a failure such as power failure or memory parity error.

Q. Differentiate each of the following:

a. Cortex-A, Cortex-R, and Cortex-M:

Cortex-A:-

The cortex A and cortex A50 are application processors intended for mobile devices such as smartphones and E-book readers digital TV home gateway etc.

Cortex R:-

The cortex R is designed to support real time application in which the time of event need to be controlled with rapid response to events they run at a high frequency.

9.

e.g. \Rightarrow 200 MHz to 800 MHz.

Cortex M3-

Cortex M3 device processors have been developed primarily for the microcontroller domain where the need for fast highly deterministic interrupt response is coupled with the desire for extremely low gate count and lowest possible power consumption.

b. Disable interrupt and nested interrupt processing?

* Disable interrupt-

Simply means that the processor can and will ignore that interrupt request signal.

10.

Nested Interrupts:-

als to allow an interrupt of higher priority to cause a lower priority interrupt handler to be itself interrupted.

C. Multiprocessor MIC and GPP/PU?

* Multicores:-

The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock ratio.

* MIC:-

Leap in performance as well as the challenges in developing software to exploit such a large number of cores.

The addresses portion is loaded into the MAR. This instruction perhaps taken from the IPR.

2. Execute Cycle:-

The control circuitry interprets the opcode and executes the instructions by sending out the appropriate control signal to cause data to be moved or an operation to be performed by the ALU.

- a. Figure 01 shows the IBM enterprise EC12 core layout. Briefly explain the function of each sub area?

* IDU (Instruction Decode Unit).

IDU is responsible for the parsing and decoding of all Z1 architecture operation codes.

* LSU:- (Load Store Unit):

It is responsible for handling all type of operands access of all data modes and formats.

* XU:-

This unit translate logical address from instruction into physical address in the main memory.

* FXU:- (Fix point Unit).

14.

The first execute for point
instructions arithmetic operation

* PSNs (Primary Floating Unit).
PSNs handle all binary
and decimal fixed point
operations.

* FPU (Floating Unit)

The first copy a copy of the
system that includes all registers

* CPU

The CPU is responsible for

data comparisons and

instructions function for each

area

* CPU

It is in the central logic

but manages the traffic

Q5. (iii) A microprocessor program has the following instructions:

Instruction Type	Instruction Count	Cycles Per Instruction
Integer arithmetic	46,000	1
Memory transfer	32,000	2
Floating Point	16,000	2
Control transfer	7,000	2

Ans.

Effective CPI:

$$CPI = (1 \times 46000) + (2 \times 32000) + (2 \times 16000) + (2 \times 7000) / 100000$$

$$CPI = 162000 / 100000$$

$$CPI = 1620$$

MIPS Rate:

$$\text{MIPS rate} = 60 \text{ MHz} / 1620 \times 10^6$$