

Course Title: Electronic Circuit Design  
 Instructor: \_\_\_\_\_

Module: \_\_\_\_\_  
 Total Marks: 30

Student Details

Name: Shehriyar khan

Student ID: 13738

Student Signature: \_\_\_\_\_

Q1.

For the circuit given in figure 1. Answer the following:

Marks 09

- Which type of transistor is that?
- Label the Drain, Source and Gate.
- Determine the values of  $V_{DS}$  and  $V_{GS}$




Figure 1

Q2.

Explain the drain characteristic curve of D-MOSFET given below in Fig. 2.

Marks 06




Figure 2

Q3.

Sketch the hybrid equivalent for common emitter transistor. Write equations for the transistor in common emitter configuration.

Marks 05

Q4.

Explain why both types of MOSFETs have an extremely high input resistance at the gate. (Marks 01)  
 In what mode an n-channel D-MOSFET with a positive  $V_{GS}$  is operating? (Marks 01)  
 Why must the gate-to-source voltage of an n-channel JFET always be either 0 or negative? (Marks 01)  
 Briefly discuss that how BJT differs from FET? (Marks 04)  
 MOSFET is also called IGFET, give reason why? (Marks 01)  
 Why JFET is called Squared Law Device? (Marks 01)  
 What can be the main disadvantage of common-base amplifier as compared to the common-emitter and emitter-follower amplifiers? (Marks 01)

Marks 10

Name

Shehriyar Khan


ID

13738

BE (Electrical)

GNO(1)

(a) This is a pnp Transistor.



$$(c) \quad V_S = (5 \text{ mA}) (100 \Omega) = 0.5 \text{ V}$$

$$V_D = 9 \text{ V} - (5 \text{ mA}) (470 \Omega) = 6.65 \text{ V}$$

$$V_G = 0 \text{ V}$$

$$V_{GS} = V_G - V_S = 0 \text{ V} - 0.5 \text{ V} = -0.5 \text{ V}$$

$$V_{DS} = V_D - V_S = 6.65 \text{ V} - 0.5 \text{ V} = 6.15 \text{ V}$$

Q2:-

Answer: Depletion Mode: The depletion Mode MOSFETs are generally known as Switched ON, device. because these transistor are generally closed when there is no bias ~~voltage~~ voltage at the gate terminal of the gate voltage increases in positive, then the channel width increases in depletion mode.

Characteristics of curve of Depletion Mode MOSFET:


The characteristics of the depletion Mode MOSFET transistor are give above. This characteristics mainly gives the relationship between drain - source voltage ( $V_{DS}$ ) and drain current ( $I_D$ ). The small voltage at gate controls the current flow through the ~~channel~~ channel.

The channel between drain and source act as a good conductor with zero bias voltage at gate terminal. The channel width and drain current increases if gate voltage is positive and decreases if gate voltage is negative.

Q3)

Hybrid equivalent for CE Transistor:

In common emitter transistor configuration the input signal applied b/w the base and emitter terminals of the transistor and output appears b/w the collector and emitter terminals.



The input voltage ( $V_{be}$ ) and output current ( $I_c$ ) are given by the following equation.

$$V_{be} = h_{ie} \cdot I_b + h_{re} \cdot V_c$$

$$I_c = h_{fe} \cdot I_b + h_{oe} \cdot V_c$$

Q No (4) :

MOSFETS have a very high input resistance because the gate is insulated from the channel by an  $\text{SiO}_2$  layer

Q4(ii)

An n-channel D-MOSFET with a positive  $V_{GS}$  is operating in the enhancement mode.

Q4(iii)

The gate to source voltage of an n-channel JFET must be zero or negative in order to maintain the required reverse bias condition

Q No 4(IV)

Difference b/w BJT and FET :-

(1) BJT is a Bi polar junction transistor.

In this transistor there is a

flow of both majority and charge carriers.

While FET are unipolar. only flow on majority charge carriers.

(ii) BJTs are current controlled  
FET are voltage controlled.

(iii) BJTs consist of three terminals namely emitter, base, and collector.

FETs consist of three terminal namely source, drain and gate.

(iv) BJTs have a higher max frequency and a higher cutoff frequency.

FETs have low to medium gain.

Q No (4)

MOSFET called IGFET because metal oxide (The MO part of MOSFET) is an insulator that separates the gate electrode from the body of the field effect transistor.

Q No 4 (vi)

(1) The input output - transfer characteristics of the JFET is not as straight forward as it is for the BJT.

(2) In a BJT,  $\beta$  ( $h_{FE}$ ) defines the relationship b/w  $I_B$  (Input current) and  $I_C$  (Output current)

(3) In a JFET the relation b/w  $V_{GS}$  and  $I_D$  is used to define the transfer characteristics

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

(4) As a result FET's are referred to a square law device

Q No 4 (viii)

In the common base amplifier configuration the input current exceeds all other currents in the circuit, including the output current.

The current gain of this amplifier is actually less than 1.