

Salman Khan ID # 14974 Sir-M. Amin

Q1: Give Answer to each of the following.

A.

Ans: (ASU) Instruction Sequence Unit  
Determine the sequence in which instructions are executed in what refer to as a super scalar architecture.

(IFU) Instruction Fetch Unit :-  
Logic for fetching instruction.

(ADU) Instruction decode Unit :-  
The ADU is fed from the IFU buffers, and is responsible for the parsing in decoding of all Z-architecture operation code.

(LSU) Load-Store Unit :-  
It is responsible for handling all types of operand accesses of lengths, modes, and formats as defined in the Z-architecture.

(XU) (translation Unit) :-  
The unit translate logical addresses from instructions into physical addresses and main memory it contain TLB used to speed of memory access

(FXU) Fixed point Unit :-  
The FXU executes fixed point arithmetic operations.

(BFU) Binary - Floating - Unit :-  
The BFU handles all binary and hexa decimal floating point operations; as well as fixed point multiplication operations.

(DFU) Decimal Floating point - Unit :-  
The DFU handles both fixed point and floating point operation on number that are stored in decimal digits.

(RU) (Recovery Unit) :-  
The RU keeps a point copy of the complete state of the system that includes all registers collect hardware fault signals.

COP (dedicated Co-processor).  
The COP is responsible for data compression and encryption junction for each core.

Salman Khan

ID# 14974

## L1 - Cache:

This is 64KB  
L1 instruction Cache allowing  
The CPU to prefetch  
Instruction before they are  
needed.

## L2 Control:

This is Control logic  
that manage the traffic  
through the two L2 Caches.

## Data L2:

A 1 MB L2 data  
Cache for all memory  
traffic other than instruction.

## Instruction L2:

A 1 MB L2  
Instruction Cache.

B.

Anse:

The IAS operate by respectively  
performing as Instruction cycle  
each the Instruction cycle  
consist of two sub-cycle.  
Fetch cycle:

The opcode of  
next instruction is loaded  
into the IR and the  
address portion is loaded  
in to the MAR.

(4)

Salman Khan

ID # 14974

The Instruction may be taken from the IBR or it can be obtained from memory by loading a word into the MBR and then down to the IBR, IR and MAR.  
Execute Cycle

The Controls Circuitry interprets the opcode and execute the instruction by sending out the appropriate control signal to cause data to be moved or an operation to be performed by the ALU.

C.

Ans: Embedded System :-

The term embedded system refers to the use of electronic and software with in a product is opposed to a general purpose computer, such as laptop, or desktop system. today many devices that use electric power have and embedded computing system.

SALMAN KHAN

ID#14974

Different embedded system  
Using everyday life are,  
cell phones, Digital Cameras,  
Calculators, video Cameras,  
Micro wave ovens, home security  
System watching washing machine  
lighting system, printer etc.

D.

Ans: Different Desktop application that  
require the great power  
of contemporary microprocessor  
based system are:

- Image processing
- Three dimensional rendering.
- Speech recognition.
- Video Conferencing
- Multimedia Authoring.
- Voice and video annotation of files.
- Simulation modelling.

E.

Ans: The techniques used in  
contemporary processor to increase  
speed are following.

- Pipelining:

Pipelining enable a  
processor to work - simultaneously  
on multiple instructions by

Salman Khan

ID # 14974

Performing a different phase for each of the multiple instructions on the same time.

- Branch prediction:

Branch prediction potentially increase the amount of work available for the processor to execute.

- Super Scaled executions:

This is the ability to issue more than one instruction in every processor clock cycle. An effect, Multi parallel pipelines are used.

- Data flow analysis:

The processor analyze which instructions are dependent on each other's result or data to create an optimized schedule of instructions.

- Speculative execution:

This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

F.  
Anse

F.

Anse

Discuss the problems created due to increase in clock speed and logic density of the processor are:

- Power:

As the density of logic and the clock speed on a chip increases, the heat dissipates.

- RC delay:

The speed at which electrons can flow on a chip b/w transistor is limited by the resistance and capacitance of the metal wire connecting them. Specifically, delay increases as the  $RC$  process increases.

- Memory latency:

Memory access speed (latency) and transfer speed (throughput) lag processor speed.

G.

Ans: The speed of using a parallel processor with  $N$  processor that fully exploit the parallel portion of the program as follows.

Speed up = Time to execute program on a single processor / Time to execute program on  $N$  parallel processor.

$$= \frac{T(1-f) + Tf/N}{T(1-f) + Tf/N} = \frac{1}{1-f} + f/N$$

H.

Ans: multicore

The use of multiple processor on the same chip provide the potential to increase performance without increasing the clock rate.

Strategy is to use two simpler processors on the chip rather than one more complex processor. With two processor larger caches are justified.

As caches became larger it made performance sense to create two and then three levels of cache on a chip.



MIC:

well as the Challenger  
and developing software to  
exploit such a large number  
of Cores.

The multicore and MIC  
strategy involves a homogenous  
collection of a general purpose  
processor on a single  
~~DATE~~ Chip.

GPUs:

Core designed to  
perform parallel operation  
the graphics data. Traditionally  
found on a plug-in graphics  
Card it is used to encode  
the render 2D and 3D Graphics  
as well as process video used  
as vector processors for  
a variety of applications that  
requires repetitive Computations.

I.

Ans. QPI Protocol layers

In this layer,  
The packet is defined as the unit  
of transfer. One key fn  
perform in this level is  
Cache Coherency protocol  
which deals with making

Salman Khan ID# 14974

Sure that the memory values held in multiple caches are consistent. A typical data packed payload is a block of data being sent to or from a caches.

J:

Ans

Physical and logical Architecture of PCIe:

A root complex device, also referred to as a chipset or a host bridge, connect the processor.

And a memory subsystem to the PCI Express which fabric comprising one or more PCIe and PCIe switch devices.

PCIe link from the chipset may attach to the following kind of devices that implement PCIe:

Switch: The switch manage multiples PCIe streams.

PCIe end point:

An I/O device or controller that implements PCIe such as a Gigabit ethernet switch a graphics or video controller, disk interface, or communications controller.

Salman Khan

ID# 14974

Legacy endpoint:

Legacy endpoint category is intended for existing designs that have been migrated to PCI Express and it allows legacy behaviors such as use of I/O space and locked transactions.

PCIe/PCI bridge:-

Allows older PCI devices to be connected to PCIe-based system.

Q2: Write short note on each of the following.

A

Ans: There are four main structural components:

1. Central processing Unit (CPU): Controls the operation of the computer and performs its data processing functions; often simply referred to as processors.

2. Main Memory stores data.

3. I/O Moves data b/w

the computer and its external environment.

4. System interconnection: Some mechanism that provides for communication among (CPU) Main Memory and I/O.

B:

Anse

The characteristics of a planned family are as follows:  
 Similar or identical Instruction Set. In some cases, the lower end of family has an instruction set that is a subset that of the top end of the family. This means that programs can move up but not down.

Similar or identical operation system. The same basic operating system is available for all family members.

Increasing speed: The rate of instruction execution increases in going from lower to higher family members.

Increasing number of I/O ports:

The number of I/O ports:

The number of I/O port increases in going from lower to higher family members.

Increasing memory size:

The size of main memory increases in going from lower to higher family members.

Increasing cost: At a given point in time the cost of system increases in going from lower to higher family member.

Salman Khan

ID# 14974

C.

Ans:

A Fundamental design approach first implemented in the IAS Computer known as a stored-program Concept. This idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in a 1945 proposal by von Neumann for a new computer, EDVAC (Electronic Discrete Variable Computer). In 1946, von Neumann and his colleagues began the design of a new stored program computer, referred to as the IAS Computer, at the Princeton Institute for Advanced Studies.

It consists of

A main memory which stores both data and instructions.

An Arithmetic and Logic Unit (ALU) capable of operating on binary data.

D.  
Answ.

The famous Moore's law, which was propounded by Gordon Moore, Co-founder of Intel in 1965 [moore 65] Moore observed that the number of transistor that could be put on a single chip was doubling every year. The pace slowed to a doubling every 18 months in the 1970s but has sustained that rate ever since.

The consequences of Moore's law are: Propound.

1. The cost of computer logic and memory circuitry has fallen at a dramatic rate.
2. Because logic and memory element are placed together on more densely packed chips, the electrical path length is shortened, increasing operating speed.
3. The computer becomes smaller, making it more convenient to place in variety of the environment.
4. There is a reduction in power requirement.

Salman Khan

ID# 14994

5. With more circuitry on each chip, there are fewer interchip connections.

E-

Ans: Instruction cycle state Diagrams

The state in instruction cycle can be described as follows:

Instruction address Calculation (IAC):

Determine the address of the next instruction to be executed.

Usually, this involves adding a fixed number to the address of the previous instruction.

Instruction fetch (IF) :-

Read instruction from its memory location into the processor.

Instruction operation decoding (IOD)

Analyze instruction to determine type of operation to be performed and operand (s) to be used.

Operand address Calculation (OAC):

If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.

Operand fetch (OF) :- Fetch the operand from memory or read it in form I/O.

Salman Khan ID # 14974

Data operations (DO) :-  
 Perform the operation Indicate  
 in the instruction.  
 Operand store (OS) :-  
~~Write~~ Write the result into  
 memory or out to I/O.

---

F.  
 Ansc

Classes of Interrupts :-

(i) Program :-

It is generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction or reference outside a user's allowed memory space.

(ii) Timers

It is generated by a timer with in the processor. This allows the operating system to perform certain functions on a regular basis.

(iii) I/O :-

It is generated by an I/O Controller, to signal normal completion of an operation, request



Salman Khan

ID #14974

Service from the processor, or to signal of a variety of error condition.

#### IV. Hardware Failure &

It is generated by a failure or error such as power failure or parity error.

Q.

Q.

Ans.

#### Bus Interconnection Scheme &

The most common computer interconnection structures are based on the use of one or more system buses.

A system bus consists, typically, of from about fifty to two hundred separate lines. The lines can be classified into three main groups; data, address, and control lines.

##### a) Data lines &

The data lines provide a path for moving data among system modules. These lines collectively are called the data bus.

##### b) Address lines &

The address lines are used to designate the source or destination of the data on the data bus.

Salman Khan

ID # 14974

The width of the address bus determine the maximum possible memory Capacity system.

c) Control lines

The Control lines are used to control the access to and the use of data and address line because the data and address lines are shared by all components. there must be a means of controlling their use. typical control line include. Memory write, Memory read I/O write, I/O read transfer ACK. Bus request, Bus grant Interrupt request Interrupt ACK, Clock and Reset.

B.  
Ansh

Q3:

A.

Anso:

Computer architecture refers to those attributes of system visible to a programmer or, put another way, those attribute that have a direct impact on the logical execution of instruction of program. A term that is often used interchangeably with Computer

Salman Khan ID# 14974

architecture is Instruction Set architecture (ISA).

Computer Organization Reference to the operational unit in their interconnection that realize the architectural specification. Example of architectural attributes include the instruction sets the number of bits used to represent various data types. e.g numbers (characters), I/O mechanisms, and technique for addressing memory.

B.

Ans.

The current x86 offering represent the result of decades of design effort on complex instruction set computer (CISCs).

The x86 incorporates the sophisticated design principles once found only on mainframes the supercomputers and service is an excellent example of CISC design in the reduce instruction.

An alternative approach to processor design is the reduced instruction set.

Salman Khan

ID# 14974

Computer (RISC) :-

The ARM architecture is used in a wide variety of embedded systems and is one of the most powerful of best designed RISC-based systems on the market. In this section and the next, we provide a brief overview of these two systems.

c.

Anso Micro processor :-

Micro processor chip include registers, an ALU, and some sort of control unit or instruction processing logic. As transistor density increased, it become possible to increase the complexity of the instruction set architecture, and ultimately to add memory and more than one processor.

A micro controller :-

It is a single chip that contain the processor, non-volatile memory for the program (ROM), volatile memory for input and output.

Salman Khan

ID #14974

(RAM), a clock a clock and an I/O Control unit the processor portion of the microcontroller has a much lower Silicon Area than other microprocessors and much higher energy efficiency.

D.

Ans.

The Cortex-A and Cortex-A50 are application processor intended for mobile device such as smartphone and e-book reader as well as consumer devices such as digital TV and home gateways e.g DSL and cable internet modems) these processor run at higher clock frequency (over 1 GHz) and support a memory management unit (MMU).

The Cortex-R is designed to support real-time applications in which the timing of events need to be controlled with rapid response to events. they can run at a fairly high clock frequency (e.g 200 MHz to 800 MHz) and have very low response latency.

Cortex M series processor have been developed primarily

for the microcontroller domain where the need for fast, highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible power consumption.

E.

Ans. In the interrupt cycle, the processor checks to see any interrupts have occurred indicated by the presence of the interrupt signal. If no interrupt are pending, the processor proceeds to the fetch cycle and fetches the next instruction of current program.

F.

Ans. A disabled interrupt simply means that the processor can and will ignore that interrupt request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupts.

Salman Khan

ID# 14974

A nested interrupt is to allow an interrupt of higher priority to cause a lower priority interrupt handler to be itself interrupted. A user programme being at  $t=0$  At  $t=10$ , a printer interrupt occurs, user information is placed on the system stack and execution continues at the printer interrupt service routine (ISR) while this routine is still executing at  $t=15$  a communication interrupt occurs.

Q.

Anse

Programming in Hardware

The "program" is a form of hardware and is termed a hard wired program.

Suppose we construct a general purpose configuration of arithmetic and logic person of fns.

This set of hardware will perform various fns on data depending on control signals applied to the hardware, the system accept data and produces result.

(24)

Salman Khan

ID # 14974

~~Q4~~ Programming in Software:

The new method of programming which is a sequence of codes or instruction is called software programming.

In this method, programming is much easier. Instead of rewiring the hardware of each new program, all we need to do is provide a new sequence of codes. Each code and in effect an instruction intercept each part of the hardware, and each part of the hardware intercepts each instruction and generates control signals.

Q4:

Ans:



Salmon Khan

ID #14974

Q4: Solve each of the following.

A-

Address	Contents
08A	010FA210FB
08B	010FA0F08D
08C	020FA210FB

a) ④

Ans: Here is simple way to understand this problem. Contents are divided up into two 5 bit instruction, LH and RH

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is hexadecimal from you have to convert the number to binary form.

(Use the IAS Instruction Set)

LH instruction

01 = 00000001 = LOAD M(X)

M(X) refers to the memory address location 0FA

The first 5 bits of 08B should read - Load M(0FA)

RH instruction;

21 = 00100001 = STORE M(X)

M(X) refers of the memory address location 0FB

Salman Khan ID # 14974

The second 5 bits of 08A should read - stor M(0FB)  
 Finally the assembly language code for 08A 010FA210FB is  
 LOAD M (0FA)  
 STOR M (0FB)

2. Here is a simple way to understand this problem: Content are divided into two 5 bit instructions, LH and RH.

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 0F08D

opcode = 0F

address = 08D

Since this is a hexadecimal number you have to convert the number to binary form

(Use the IAS instruction set)

LH instructions

01 = 00000001 = Load M(x)

M(x) refers to the memory address location 0FA.

The first 5 bits of 08B should read - LOAD M(0FA)

RH instruction

0F = 00001111 = jump + M(x 0:19)

refers to the memory address

Schmau blau ID #14974

Location 08D

The second 5 bits of 08B should

read - jump + M (08D, 0:19)

Finally the assembly language  
Code for 08B 010FA0F08D is ✓

Load M (0FA)

Jump + M (08D, 0:19)

3. Here is simple way to understand this problem:  
Content are divide up into two 5 bit instructions, LH and RH

LH instruction, LH and RHLH

Instruction = 020FA

opcode = 02

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is in hexadecimal form you have to convert the number to binary form.

(Use the IAS Instruction Set)

LH instruction;

02 = 00000010 = Load - M(x)

M(x) refers to the memory address location 0FA

The first 5 bits of 08C should read - Load - M(0FA)

RH instructions

Salmon Khan

ID# 14974

21 = 00100001 = store M(X)  
 M(X) refers to the memory address location 0FB.

The second 5 bits of 08C should read - STORE M (0FB)

Finally the assembly language code for 08C 020FA210FB is.  
 LOAD - M (0FA)  
 STORE M (0FB)

1

~~b~~ b-

Ans- 1. In 08A address, the M(0FA) transfer to the accumulator and transfer content of accumulator to memory location 0FB.

2. In 08B address, the M(0FA) transfer to the accumulator and take next instruction from left half of M(08D)

3. In 08C address, the -M(0FA) transfer to the accumulator and transfer contents of accumulator and transfer contents of accumulator to memory location 0FB.

Sahranthav

ID# 14974

C.

Ans

Effective CPI:

$$CPI = (1 * 46000) + (2 * 33000) + (3 * 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate:

$$MIPS \text{ Rate} = 60 \text{ MHz} / 1620 * 10^6$$

$$MIPS \text{ Rate} = 60 * 10^6 / 1620 * 10^6$$

$$MIPS \text{ rate} = 60 / 1620$$

$$MIPS \text{ rate} = 0.037$$

Execution Time:

$$T = 1c (MIPS * 10^6)$$

$$T = 104000 / 0.037 * 10^6$$

$$T = 104000 / 37 * 10^3$$

$$T = 2811 * 10^{-3}$$

$$T = 2.811 \text{ Sec}$$

D.

Ans

- a. Since we have the same instruction mix, that means the additional instructions of each task could be allocated appropriately b/w the instruction type. Therefore, the following table be gotten;

Salman Khan

ID # 14974

Instruction type	CPI	Instruction Mix
Arithmetic and logic	1	60%
Load/store with Cache hit	2	18%
Branch	4	12%
memory reference with Caches miss	12	10%

The average  $cpi = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$ .

therefore, The  $cpi$  has been increased since the time for memory access also is increased.

b.  $Mips = 400 / 2.64 = 152$ . There is a corresponding drop in the Mips rate.

c. The speed up factor equals the ratio of the execution times. The execution time is calculated as the following:  $T = LC / (MIPS * 10^6)$

For the one processor,  $T_1 = (2 * 10^6) / (178 * 10^6) = 11 \text{ ms}$

For the 8 processor, each processor execute  $1/8$  of the 2 million instruction plus the 25000

$$T_8 = 2 * 10^6 \div 8 + 0.025 * 10^6 / 152 * 10^6$$

$$T_8 = 1.8 \text{ ms.}$$

E -  
Ans.

Salman Khan ID#10974

Therefore we have:

Speed up =  $\frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processor.}}$

$$\text{Speed up} = 11 / 1.8$$

$$\text{Speed up} = 6.11$$

d-

By depending on the information given, it is not obvious how to quantify this effect in

d- By Amdahl's equation, therefore, it is supposed that the

fraction of code, which is parallelizable is  $f = 1$ , then

Amdahl's law decreases to

Speed up =  $N = 8$  therefore the actual speed up is only about 75% of the theoretical speed up.

E-

Ans.

a- The pc contains 300 the address of of the instruction. this value is loaded into the MAR.

b- The value in location 300 which is the instruction with the value 1940 and hexadecimal is loaded into MBR

Salman Khan

ID#14974

and the pc is incremented. these two steps can be done in parallel.

- c. The value in the MBR is loaded into the IR.
2.
  - a. The address portion of the IR (940) is loaded into MAR.
  - b. The value in location 301 (which is the instruction with the value 940) is loaded into the MBR.
  - c. The value in the MBR loaded into the AC.
3.
  - a. The value in the pc (301) is loaded into MAR.
  - b. The value in location (301) (which is the instruction with the value 5941) is loaded into the MBR in the pc is incremented.
  - c. The value in the MBR is loaded into the IR.
4.
  - a. The address portion of IR (941) is loaded into the MAR.
  - b. The value in location 941 is loaded into the MBR.
  - c. The old value of the AC and value of location MBR and the result stored AC.
5.
  - a. The value in the pc 302 is loaded into the MAR b the value in the location 302 (which is the instruction with the value 2941)



Salman Khan

ID #14974

- is loaded into the MBR, and the pc is incremented. e.
- c. The value of MAR is loaded into the IR.
6. a- The address portain of the IR (941) is loaded into the MAR.
- b- The value and the AC is loaded into the c. MBR is stored in location 941.

F

Ansc

- a-  $2^{24} = 16 \text{ MBytes}$
- b- (1) if the local address bus is 32 bits. the whole address can be transferred if one decoded in memory. However, because the data bus is only 16 bits it will requires 2 cycle to fetch a 32 bit instruction or operand.
- (2) The 16 bits of the address placed on the address bus. Can't access the whole memory. thus a more complex memory interface controll is needed to latch the first part of the address and then the second part.
- (3) a- This value in the pc 301 is loaded in program.
- c- The program Counter must be at least 24 bits typically a 32-bit micro processor with

(34)

Salman Khan

ID #14974

have a 32 bit external address bus and a 32 bit program Counter, unless onchip segment register are used that may work with a smaller program Counter. if the instruction register to contain the whole instruction - it will have to be 32 bit long; if it will contain only the opcode (called the opcode register) then it have will be 8 bits long.

Q7

Ans:

A byte bus cycle takes  $0.25 \mu\text{s}$ , so a memory cycle takes  $1 \mu\text{s}$  if both operand are even aligned. it takes  $2 \mu\text{s}$  to fetch the two operands if one is odd aligned, the time required is  $3 \mu\text{s}$ . if both are odd aligned the time required is  $4 \mu\text{s}$ .