

1

| | |
|---------------|-----------------------|
| Name | Mandhil Khan |
| ID | 14525 |
| Assignment no | 2 nd |
| Subject | Computer architecture |
| Submitted to | SIR M. AMIN |
| Program | BS(CS) |
| Semester | 4 th |

2

Q NO # 1

part (A)

A:- Discuss different desktop application that require the great power of contemporary microprocessor-based system.

Ans) Different desktop application that require the great power of contemporary microprocessor based system are.

- * image processing
- * Three-dimensional rendering
- * Speech recognition
- * video conferencing
- * Multimedia authoring
- * VOICE & video annotation of files
- * Simulation modeling.

part (B)

B:- Discuss the technique used in contemporary processor to increase speed?

The technique used in contemporary processor to increase speed are following.

* pipelining:-

Pipelining enables a processor to work simultaneously on multiple instruction by performing a different phase for each of the multiple instructions at the same time.

* Branch prediction:-

Branch prediction potentially increase the amount of work available for process to execute.

3

* Superscalar execution:-

This is the ability to issue more than one instruction in every processor clock cycle in effect multiple parallel pipeline are used.

* Data flow analysis:-

The processor analyzes which instructions are dependent on each other's results or data, to create an optimized schedule of instructions.

* Speculative execution:-

This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

part (E)

E:- Discuss the problem created due to increase in clock speed & logic density of processor.

Problem created due to increase in clock speed & logic density of the processor are.

* power

As the density of logic & the clock speed on a chip increase, so the power density increases & also dissipated the heat.

* RC delay:-

The speed at which electron can flow on a chip between transistors

4

is limited by the resistance ξ capacitance of the metal wires connecting them. Specifically, delay increases as the RC product increases.

- * Memory latency:-
Memory access speed (latency) ξ transfer speed (throughput) lag processor speeds.

part (D)

D:- Discuss the Speedup of a program using multiple processors compared to a single processor using Amdahl's law?

The Speedup using the parallel processor with N processor that fully exploits the parallel portion of the program as follows.

Speedup = Time to execute program on a single processor / Time to execute program on N parallel processors.

part (E)

E: Discuss the multicore MIC ξ GPGPU in detail.

* Multicore:-

The use of multi processors on the same chip provides the potential to increase performance without increasing the clock rate.

5

Strategy is to use two simpler processors on the chip rather than one more complex processor.

- * With two processor larger cache are justified.
- * As cache became larger it made performance sense to create two & then three levels of cache on a chip.

* MIC

Leap in performance as well as the challenges in developing software to exploit such a larger number of cores.

- * The multicore & MIC strategy involve a homogenous collection of general purpose processor on a single chip.

* GPUS:-

- * Core design to perform parallel operation on graphics data.
- * Traditionally found a plug in graphics card. its used to encode & render 2D & 3D graphics as well as process video.
- * Used a vector processor for a variety of application that require computation.

6

Solve each of the following:-

Part (A)

- A:- A benchmark program is run on a 60MHz processor. The executed program consists of 104,000 instructions with the instruction mix & clock cycle count given below. Determine the effective CPI, MIPS rate & execution time for this program.

| Instruction type | Instruction count | Cycle per instruction |
|--------------------|-------------------|-----------------------|
| integer arithmetic | 46,000 | 1 |
| Data transfer | 33,000 | 2 |
| Floating point | 16,000 | 2 |
| Control transfer | 9,000 | 2 |

* Effective CPI:-

$$CPI = \frac{(1 * 46000) + (2 * 33000) + (2 * 16000) + (2 * 9000)}{104000}$$

$$CPI = \frac{162000}{104000}$$

$$CPI = 1.558$$

* MIPS rate

$$MIPS \text{ rate} = \frac{60 \text{ MHz}}{1.558 * 10^6}$$

$$MIPS \text{ rate} = \frac{60 * 10^6}{1.558 * 10^6}$$

$$MIPS \text{ rate} = \frac{60}{1.558}$$

$$MIPS \text{ rate} = 38.51$$

* Execution time:

$$T = \frac{IC}{(MIPS * 10^6)}$$

$$T = \frac{104000}{(38.51 * 10^6)}$$

$$T = \frac{104000}{38.51 * 10^3}$$

$$T = 2.70 * 10^{-3}$$

$$T = 2.70 \text{ Sec}$$

ANS

Part (b)

b:- Consider two different machines with two different instruction set both of which have a clock rate of 200MHz. The following measurements are recorded on two machines during a given set of benchmark programs

| Instruction type | Instruction count (million) | Cycle per instruction |
|----------------------------|-----------------------------|-----------------------|
| Machine A Arithmetic Logic | 8 | 1 |
| Load & Store | 4 | 3 |
| Branch | 2 | 4 |
| Others | 4 | 3 |
| Machine B Arithmetic Logic | 10 | 1 |
| Load & Store | 8 | 2 |
| Branch | 2 | 3 |
| Others | 4 | 4 |

Determine the effective CPI MIPS rate & execution time for each machine

Ans For Machine A:-

$$CPI = (1 \cdot 8 + 3 \cdot 4 + 3 \cdot 4) \cdot 10^6 / (8 + 4 + 2 + 4) \cdot 10^6$$

8

$$CPI = 40 * 10^6 / 18 * 10^6$$

$$CPI = 2.22$$

$$MIPS \text{ rate} = 200M / 2.22 * 10^6$$

$$MIPS \text{ rate} = 200 * 10^6 / 2.22 * 10^6$$

$$MIPS \text{ rate} = 90$$

$$T = IC / (MIPS * 10^6)$$

$$T = 18 * 10^6 / 90 * 10^6$$

$$T = 0.2 \text{ sec}$$

For machine B

$$CPI = (1 * 10 + 2 * 8 + 4 * 2 + 3 * 4) * 10^6 / ((10 + 8 + 2 + 4) * 10^6)$$

$$CPI = 46 / 24$$

$$CPI = 1.92$$

$$MIPS \text{ rate} = 200MHz / 1.92 * 10^6$$

$$MIPS \text{ rate} = 200 * 10^6 / 1.92 * 10^6$$

$$MIPS \text{ rate} = 104$$

$$T = IC / (MIPS * 10^6)$$

$$T = 24 * 10^6 / 104 * 10^6$$

$$T = 0.23 \text{ sec}$$

part (c)

C: early examples of CISC & RISC design are the Vax 11/780 & the IBM RS 6000 respectively. Using a typical benchmark program, the following machine characteristics result.

9

| PROCESSOR | CLOCK frequency (MHz) | Performance (MIPS) | cpu times (seconds) |
|-------------|--------------------------|-----------------------|------------------------|
| var 11/780 | 5 | 1 | 12.7 |
| IBM RS/6000 | 25 | 18 | 7 |

The final column show that the var required 12 times longer than the IBM measured in cpu time.

- a) What is the relative size of the instruction count of the machine code for this benchmark program running on the two machines?

MIPS rate could be computed as the following.

$$\text{MIPS rate} = \text{IC} / \text{T} * 10^6$$

$$\text{IC} = \text{MIPS rate} * \text{T} * 10^6$$

Now by computing the ratio of the instruction count of the IBM RS/6000 to the var 11/780 which is.

$$= \frac{18 * 1 * 10^6}{1 * 12.7 * 10^6}$$

$$= \frac{18}{12.7}$$

$$= 1.5$$

- b) What are the CPI value for the two machines.

10

Regarding to the VAX 11/780, the

$$\text{CPI} = \frac{(5\text{MHz})}{(1 * 10^6)} = \frac{5 * 10^6}{1 * 10^6}$$
$$= \frac{5}{1} = 5$$

Regarding to the IBM RS/6000 the

$$\text{CPI} = \frac{(25\text{MHz})}{(18 * 10^6)} = \frac{25 * 10^6}{18 * 10^6}$$
$$= \frac{25}{18}$$
$$\approx 1.4$$

part (D)

D:- Consider the example in Section 2.5 for the calculation of average CPI & MIPS rate, which yielded the result of CPI = 2.24 & MIPS rate = 178. Now assume that the program can be executed in eight parallel tasks or threads with roughly equal numbers of instructions executed in each task. Execution is on an 8-core system with each core system (processor) having the same performance as the single processor originally used. Coordination & synchronization between the parts add an extra 25,000 instruction execution to each task. Assume the same instruction mix as in the example for each task, but increase the CPI for memory reference with cache miss to 12 cycles due to contention for memory.

- Determine the average CPI.
- Determine the corresponding MIPS rate.
- Calculate the speedup factor.
- Compare the actual speedup factor with the theoretical speedup factor determined by Amdahl's law.

ANS a) Since we have the same instruction mix, that means the additional instruction for each task could be allocated appropriately between

12

the instruction types. Therefore the following table be gotten

| instruction type | CPI | instruction mix |
|----------------------------------|-----|-----------------|
| Arithmetic & logic | 1 | 60% |
| local/store with cache hit | 2 | 18% |
| Branch | 4 | 12% |
| Memory/reference with cache miss | 12 | 10% |

The average CPI = $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$. Therefore the CPI has been increased since the time for memory access is also increased.

b) MIPS = $400 / 2.64 = 152$. There is a corresponding drop in the MIPS rate.

c) The speedup factor equals to the ratio of the execution times. The execution time is calculated as the following.

$$T = IC / (\text{MIPS} * 10^6)$$

For the one processor, $T_1 = (2 * 10^6) / (178 * 10^6) = 11 \text{ ms}$.

13

For the 8 processor, each processor executes $1/8$ of the 2 million instructions plus the 25,000.

$$T_8 = 2 * 10^6 \div 8 + 0.025 * 10^6 / 152 * 10^6$$
$$T_8 = 1.8 \text{ms}$$

Therefore we have

Speedup = Time to execute program on a single processor / time to execute program on N parallel processor.

$$\text{Speedup} = 14 / 1.8$$
$$\text{Speedup} = 6.11$$

* By depending on the information given, it's not obvious how to quantify this effect in Amdahl's equation. Therefore it's supposed that the fraction of code which is parallelable is $f=1$ then Amdahl's decreases to Speedup = $N=8$. Therefore the actual speedup is only about 75% of the theoretical speedup.