

Name

Manahil Khan

ID

14525

Subject

computer Architecture

Assignment
no

1st (Chap 1st)

Semester

4th

Submitted to

Siy Amin

Q- what are the four main functions of a computer?

Data processing:-

Data may take a wide variety of forms & the degree range of processing requirements is broad.

Data Storage:-

The computer perform a long term data storage function. file of data are store on the computer of subsequent retrieval & update.

Data movement:-

When data are moved over longer distances, to or from a remote device the process is known as "data communication".

Control:-

Within the computer, a control unit manages the computer's resources & orchestrates the performance of its functional parts in response to instructions.

B: Figure 01 Shows the IBM Z Enterprise EC12 core layout. Briefly explain the function of each area.

ISU (Instruction Sequence Unit):-

Determines the sequences in which instructions are executed in what is referred to as a superscalar ~~ext~~ architecture.

IFU (Instruction Fetch Unit):-

Logic for fetching instructions.

IDU (Instruction Decode Unit):-

The IDU is fed from the IFU buffers, & is responsible for the parsing & decoding of all Z/architecture operation code.

LSU (Load-Store Unit):-

It's responsible for handling all types of operand accesses of all lengths, modes, & formats as defined in the Z/architecture.

XU (Translation Unit):-

This unit translates logical addresses from instructions into physical addresses in main memory. It contains TLB used to speed up memory access.

FXU (fixed point unit):-

The FXU executes fixed-point arithmetic operations

BFU (binary floating unit):-

The Bfu handles all binary & hexadecimal floating operations, as well as fixed point multiplication operations.

DFU (decimal floating point unit):-

The dfu handles both fixed point & floating point operation on numbers that are stored as decimal digits.

RU (recovery unit):-

The RU Keep a copy of the complete state of the system that includes all registers collects hardware fault signal.

Cop (dedicated co-processor):-

The cop is responsible for data compression & encryption function for each core.

1- Cache:-

This is a 64-KB L1 instruction code cache allowing the ifu to prefetch instructions before they are needed.

L2 control:-

This is the control logic that manages the traffic through the two L2 cache.

Data L2:-

A -1 MB L2 data cache for all memory traffic other than instructions.

instY-L2:-

1-1 MB L2 instruction cache.

C:- Discuss the IAS operation using the flowchart in Fig 02.

Ans:- The IAS operates by respectively performing as instruction cycle. Each instruction consist of two sub-cycle.

Fetch cycle:-

The opcode of next instruction is loaded into the ~~MAR~~ IR. & the address portion is loaded into the MAR. This instruction may be taken from the IBR, or it can be obtained from memory by loading a word into the MBR, & then down to the IBR IR & MAR.

Execute cycle:-

The control circuitry interprets the opcode & execute the instruction by sending out the appropriate control signals to cause data to be moved or an operation to be performed by ALU.

D:- For each of the following example, determine whether this is an embedded system explaining why or why not.

a. Are programs that understand physics &/or hardware embedded? e.g one that uses finite-element methods to predict fluid flow over airplane wings?

Ans:- NO, these programs are never considered to be embedded because they are not an integral component of a larger system.

b:- is the internal microprocessor controlling a disk drive an example of an embedded system.

Ans:- yes, regardless of what the disk drive is used for. The software (firmware, actually) within the disk drive

Control the HDA (head disk assembly) hardware & is hard real time as well.

C:- I/O drivers control hardware, so does the presence of an I/O driver imply that the computer executing the driver is embedded?

ANS:- NO I/O drivers do not represent the embedded system.

d:- is the microprocessor controlling the cell phone an embedded system?

ANS:- Yes the firmware in the cell phone is controlling the radio hardware.

e:- Are the computers in a big phased array radar considered embedded? These radars are 10 story buildings with one to three 100-foot diameter radiating patches on the sloped sides of the building.

ANS: Yes these computers were generally some of the most powerful computers available when the system was built, are located in large computer

room occupying almost one whole floor of a building & may be hundreds of meters away from the radar hardware. However the software running in these computers control the radar hardware therefore the computer an integral component of a large system.

f:- is a PDA an embedded system?

ANS:- Yes PDA is an embedded system because its just like a personal computer in hand.

g:- is a traditional flight management system (FMS) built into an airplane cockpit considered embedded?

ANS:- if the FMS is not connected to the avionics & is used only for logistics computerization, a function readily performed on a laptop, then the FMS is clearly not embedded.

h:- Are the computer in a hardware in the loop (HIL) simulator embedded?

ANS: Yes, both in the simulator & in the thing being tested in the HIL simulator hardware is being

controlled on both sides.

i:- is the computer controlling fuel injection in an automobile engine embedded?

Ans:- Yes its a part of a large system, the engine & its directly monitoring & controlling the engine through special hardware

j:- is the computer controlling a pacemaker in a person's chest an embedded computer?

Ans:- Yes in this case of ^{the} "system" is the combination of the pacemaker & the person's heart.

Q:- write a note on each of the following?

A:- Main structural components of a computer:-

There are four main structural components:-

Similar identical instruction set:-

* CPU:-

control the operation of the computer & performs it data processing functions, often simply

referred to as processor

* Main memory:-

Stores data

* I/O:- Moves the data between the computer & its external movement.

* System interconnection:-

Some mechanism that provides for communication among CPU, main memory, & I/O.

B:- Key characteristic of a planned computer family.

The characteristic of a family are as follows

* Similar or identical instruction set:-

In some cases the lower end of the family has an instruction set that is a subset of that of the top end of the family. This means that program can move up but not down.

* Similar or identical operating system:-

The same basic operating system is available for all family members.

* increasing Speed:-

The rate of execution ^{instruction} increases in going from lower to higher family members.

* increasing numbers I/O ports:-

The number of I/O ports increases in going from lower to higher family members.

* increasing memory size:-

The size of main memory increases in going from lower to higher family members.

* increasing cost:-

At a given point in a time the cost of a system increases in going from lower to higher family members.

C:- Stored program counter:-

ANS:- A fundamental design approach first implemented in the IAS computer is known as the stored program concept. This idea is usually attributed to the mathematician John von Neumann.

* The first publication of the idea was in 1945 proposal by von Neumann for a new computer

the EDVAC (Electronic discrete variable computer).

in 1946, von Neumann & his colleagues began the design of a new stored-program computer, lettered to as the IAS computer, at the Princeton Institute for Advanced Studies.

it consists of

- * A main memory which stores both data & instructions.
- * An arithmetic & logic unit (ALU) capable of operating on binary data.

D: Moore's Law:-

The famous Moore's law which was propounded by Gordon Moore (co-founder of Intel) in 1965 (MOORE65). Moore observed that the number of transistors that could be put on a single chip was doubling every year. The pace slowed to a doubling every 18 months in the 1970s but has sustained that rate ever since.

The consequences of Moore's law are profound:

- 1:- The cost of computer logic & memory circuitry has fallen at a dramatic rate.

2:- Because logic & memory elements are placed closer together on more densely packed chips, the electric path length is shortened increasing operating speed.

3:- The computer become smaller, making it more convenient to place in a variety of environments.

4:- There is a reduction in power requirements.

5:- With more circuitry on each chip there are fewer interchip connections.

Differentiate each of the following:-

A:- Computer organization & Computer architecture:-

* Computer organization:-

Refers to those attributes of a system visible to a programmer or put another way, those attributes that have a direct impact on the logical execution of a program. A term that is often used interchangeably with computer architecture is instruction set architecture (ISA)

* Computer architecture:-

Refers to the operational unit & their interconnection that realize

the architectural specification
example of architectural attributes
include the instruction set
the number of bits used to
represent various data types (e.g. numbers,
character) I/O mechanism & techniques
for addressing memory.

* RISC & CISC

The current x86 offerings represent
the result of decades of design effort
on complex instruction set computers
(CISC). The x86 incorporates the
sophisticated design principles
once found only on mainframes &
supercomputers & serves as an excellent
example of CISC design.

* An alternative approach to processor
design is reduced instruction set
computer (RISC). The ARM architecture
is used in a ~~wide~~ ^{wide} variety of embedded
systems & is one of the most powerful
& best designed RISC based systems
on the market. In this section
& the next, we provide a brief
overview of these two systems.

C:- Microprocessor & Microcontroller :-

* Microprocessor:-

Chips include registers an ALU & some sort of control unit or instruction processing logic. As transistors density increased it became possible to increase it ultimately to add memory & more than one processor

Microcontroller:-

is a single chip that contains the processor, non volatile memory for the program (ROM) volatile memory for input & output (RAM) a clock & an I/O control unit. The processor portion of the microcontroller has a much lower silicon area than other microprocessor & much higher energy efficiency.

D:- Cortex-A, Cortex-B, & Cortex-M

The Cortex A & Cortex-A50 are application processor intended for mobile devices such as smartphones & eBook readers, as well as consumer devices such as digital TV & home gateways (e.g DSL & cable internet modems) These processor run at higher clock frequency (over 1 GHz) & support a memory

management unit (MMU)

* The cortex-R is designed to support real time applications, in which the timing of events need to be controlled with rapid response to events. They can run at a fairly high clock frequency (e.g 200MHz to 800MHz) & have very low response latency.

* Cortex-M Series processor have been developed primarily for the microcontroller domain where the need for fast, highly deterministic interrupt management is coupled with the desire for extremely low gate count & lowest possible power consumption.

Q4 Solve each of the following:

A:- Given the memory contents of the IAS computer shown below,

Address contents

1:- 08A010FA210FB

2:- 08B010FA0F08D

3:- 08C020FA210FB

A:- Show the assembly language code for the program, starting at address 08A.

ANS:- Here is a simple way
to understand this problem:

Contents are divided up into two 5
bit instructions LH & RH

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is in hexadecimal form you
have to convert the number to
binary form: (Use the IAS instruction
set)

LH instruction:

01 = 00000001 = Load $M(x)$

$M(x)$ refer to the memory address
location 0FA

The first 5 bits of 0FA should read - Load $M(0FA)$

RH instruction:

21 = 00100001 = Store $M(x)$

$M(x)$ refer to the memory address
location 0FB

The second 5 bits of 0FA should read

- Store $M(0FB)$

Finally the assembly language code
for 08A 010FA210FB is

LOAD M(OFA)

STOR M(OFB)

2:- Here is a simply way to understand this problem.

Contents are divided up into two 5 bits instruction LH & RH.

LH instruction = 01 OFA

opcode = 01

address = OFA

RH instruction = OF08D

opcode = OF

address = 08D

Since this is in hexadecimal form you have to convert the number to binary form: (Use the IAS instruction set)

LH instruction:

01 = 00000001 = Load M(π)

M(π) refers to the memory address location 08D

The first 5 bits of 08B should read -
jump + M(08D, 0:19)

Finally the assembly language

for 08B 010FA0F08D is

Load M(OFA)

jump + M(08D, 0:19)

3:- Here is a simple way to understand this problem:

Contents are divided up into 5 bits instruction LH & RH

LH instruction = 020FA

opcode = 02

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is in hexadecimal form you have to convert the numbers to binary form ..

(Use the IAS instruction set)

LH instruction:

02 = 00000010 = Load - M(n)

M(n) refers to the memory address location 0FA

The first 5 bits of OBC should read - load - M(0FA)

RH instruction:

21 = 00100001 = STOR M(n)

M(n) refers to the memory address location 0FB

The second 5 bits of 08C should read - STORE(07B)

Finally the assembly language code for 08C 020FA2107B is

```
load -M(0FA)
store M(07B)
```

B:- Explain this program what it does.

- 1 In 08A address the $M(0FA)$ transfer to the accumulator & transfer contents of accumulator to memory location 07B.
- 2 In 08B address the $M(0FA)$ transfer to the accumulator & take next instruction from left half of $M(08D)$
- 3 In 08C address the $-M(0FA)$ transfer to the accumulator & transfer contents of accumulator to memory location 07B.