

Q1

i)

Ans- An access time become faster the cost per bit increase. As memory size increase, the cost per bit is smaller. Also with greater capacity, the access time become slower.

ii)

Ans- Another distinction among memory types is the method of accessing units of data. These include the following:  
Sequential access-

Memory is organized into unit of data called records. Access must be made in a specific linear sequence. Stored addressing information is used to separate records & assist in the retrieval process. A shared read-write mechanism is used & this must be moved from its current location to the desired location, passing & rejecting each information record.  
Direct access-

Each addressable location in memory has a location in memory has a unique.

## Random Access

Each addressable location in memory has a unique, physically wired-in addressing mechanism. The time to access a given location is independent of the sequence of prior accesses & is constant. Thus any location can be selected & directly accessed at random & accessed.

## Associative

This is a random access type of memory that enables one to make a comparison of desired bit location with in a word for a specific match. & in to do fast all words simultaneously.

iii)

Slower & less expensive memory is used in higher stages, with the most expensive being the registers in the processor as well as cache. main memory is slower & less expensive.

ii)

iv)

### Direct mappings:-

The simplest technique maps each block of main memory into only one possible cache line.

### Associative mappings:-

Permits each main memory block to be loaded into any line of the cache.

### Set Associative maps-

A compromise that exhibits the strength of both the direct & associative approaches while reducing their disadvantages.

Q2

i)

### Unit of transfer

It is the maximum number of bits that can be read or written into the memory at a time.

ii)

### Memory Performance Parameters

The two most important characteristics of memory are capacity.

Three Performance Parameters are used.

Access time (latency): for random access memory this is the time it takes to perform a read or write operation. that is the time from the instant that an address is presented to the memory to the instant that that data have been stored or made available for use.

Memory Cycle Times This concept is primarily applied to random access memory. It is the constant of the access time plus an additional time required before a second access can commence.

Transfer Rates This is the rate at which data can be transferred into or out of a memory unit.

## iii) Disk Caches-

A portion of main memory can be used as a buffer to hold data temporarily that is to be read out to disk.

## iv) Principle of locality-

The Principle of Locality states that data in the vicinity of a referenced word are likely to be referenced in the near future.

## v) Logical Cache &amp; Physical Caches-

A logical cache is also known as virtual cache.

A physical cache store data using main memory physical addresses.

## vi) Replacement Algorithms

once the cache has been filled, when a new block is brought into the cache, one of the existing blocks must be

### Hardware transparency

Additional hardware is used to ensure that all updates to main memory via cache are reflected in all caches.

Q3

#### i) Sequential

Memory is organized into unit of data called records. Access must be made in a specific linear sequential.

directs-

As with sequential access, direct access involves a shared read-write mechanism, however, individual blocks or record have a unique address based on physical location.

#### Random access-

Each addressable location in memory has a unique physical wired-in address mechanism.

#### Associative

With associative mapping there is flexibility as to which block to replace when a new block is read into the cache.

ii) Set associatives-

mapping is a compromise that exhibits the strengths of both the direct & associative approaches while reducing their disadvantages.

iii) Split Cache & Unified Cache:  
Has become common to split cache.

- ⇒ one directed to instruction
- ⇒ one directed to data

iv) Write through & write backs

Write through  
Simplest technique  
All write operations are made to main memory as well as to the cache.

Q4  
ii)

Suppose 95% of memory accesses are found in level 1. Then the advantage average time to access time in such closer to 0.01ms than to 0.01ms as desired.

used.

M. Bilal  
ID 14726.

Page #8

ii)

There are a total of 8kbyte /  
16 byte = 512 lines in the  
Cache.

Main memory address

16 set word

