

Name: Muhammad Bilal Elahi

ID: 15434

Department: Computer Science

Digital Logic & Design (Lab)

Examination: Lab

Instructor: Muhammad Amin

Course Codes: CSC-201

EDP Codes: 102002078



Semester: Spring 2020



Date: July 8, 2020

Note: Use MultiSim to design the following circuits. Use truth tables where necessary.

Q.1 Design and verify the logic circuit for the following:

(a) Half adder using logic gates









Truth Table

Inputs		Outputs	
A	B	SUM (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

---


(b) Half-subtractor using logic gate






Truth Table

A	B	D	BO
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



(c) J K Flip flop




Truth Table

CK	J	K	Q	Q
1	0	0	-	-
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

---




**(d) Serial in-serial Out shift register**



Truth Table:

Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	0

**(E)Synchronous BCD Counter**



**Truth Table of Decade Counter**

Input Pulses	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
0	0	0	0	0 (resets)