


Daniyal Alam

15385

DIJ - Assignment #8

Q : 1





Clock
pulse
initially

1

2

3

4 (Recycles)

Q₁

0

0

1

1

0

Q₀

0

1


0


1

0

Q: 2

Answer





Q_0 0 - 0 - 0 - 0 - 0 - 0

Q_1 0 0 - 0 0 - 1 - 0

Q_2 0 0 0 0 - 1 - 1 - 0

Pulse:
Initially

1 0 0 1 0 1

2 Ready
3 clock

Q : 3

CLK

Q₀

Q₁

Q₂




The worst case
delay occurs on

clk - 00
The highest delay
is on 01, because
in the case of
synchronous binary
counters, the
propagation delay
is independent
of the numbers
of flip-flops used.

Q : 4

Answer
Asynchronous




The worst case
time occurs at


Q_2
The delay interval
equals to three
time the delay
time at Q_2

$$3 (8 \text{ ns}) = 24 \text{ ns}$$

Q : S

Answer.





32

C-pulse
Initially

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Q ₀	Q ₁	Q ₂	Q ₃	Q ₄
0	0	0	0	0
1	0	0	0	0
2	0	0	0	0
3	0	0	0	0
4	0	0	0	0
5	0	0	0	0
6	0	0	0	0
7	0	0	0	0
8	0	0	0	0
9	0	0	0	0
10	0	0	0	0
11	0	0	0	0
12	0	0	0	0
13	0	0	0	0
14	0	0	0	0
15	0	0	0	0
16	0	0	0	0

