

Name : irfan ullah

ID : 15431

Assignment : no 8

Subject : Digital Logic Design

Course code(CS) : CSC-201

Program : BC (CS)

Assignment No : 8


Name : Irfan ullah

ID : 15431

Subject : TLD



Program : Bc(ef)

Q1




CLK	Q ₁	Q ₀
Initialy	0	0
1	0	1
2	1	0
3	1	1
4 (stably)	0	0

Q2



C Pulse	Q_2	Q_1	Q_0
Initial	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8 (Repeats)	0	0	0

Q3







The worst case delay occurs on
CLK - Q0.

The highest delay is $2\tau_{prop}$ because
in the case of Synchronous binary
counter the propagation delay is
independent of the number of
flip-flops used.

Q4:

Asynchronous



The worst case delay time occurs at Q2.

The delay interval equals to three times the delay time at Q2.

$$3 (8\text{ns}) = 24\text{ns}$$

E. P. Lee
 Smith 93

	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	1
5	0	0	1	1	0
6	0	0	1	1	1
7	0	1	0	0	0
8	0	1	0	0	1
9	0	1	0	1	0
10	0	1	0	1	1
11	0	1	1	0	0
12	0	1	1	0	1
13	0	1	1	1	0
14	0	1	1	1	1
15	0	1	1	1	1
16	1	0	0	0	0
17	1	0	0	0	1
18	1	0	0	1	0
19	1	0	0	1	1
20	1	0	1	0	0
21	1	0	1	0	1
22	1	0	1	1	0
23	1	0	1	1	1
24	1	1	0	0	0
25	1	1	0	0	1
26	1	1	0	1	0
27	1	1	0	1	1
28	1	1	1	0	0
29	1	1	1	0	1
30	1	1	1	1	0
31	1	1	1	1	1