


Question 1
part A :-




In Digital Circuits, A Binary adder-subtractor is one which is capable of both addition and subtraction of Binary numbers in one circuit itself. The operation being performed depends upon the binary value the control signal holds. It is one of the components of ALU (Arithmetic Logic Unit). This circuit requires prerequisite knowledge of XOR gate, Binary addition and subtraction, full adders the circuit consists of 4 full adders since

We are performing operation on 4 bit numbers. There is a control line lc that holds a binary value of either 0 or 1 which determines that the operation being carried out is addition or subtraction.

For an n bit binary adder-subtractor we use n number of full adders.

Question 1, part (d)

Frequency divide (use 3 J-K Flip flop and assume 16 kHz frequency as initial wave form.




Here we assume the frequency is 16 kHz

so f_1 , $F = 16/2$

$F = 8 \text{ kHz}$

Question 1 :-
part (c)



b

A simple decimal to BCD encoder is a digital circuit that has 10 input lines and 4 output lines. The inputs represent the 10 decimal numbers from 0 to 9, where only one input can be active. The output indicates the BCD code that represents active input.

Question 1 part (B)

4 bit active low decoder
~~4 bit active~~

A decoder is a building block that takes in an n -bit binary numbers as input.

→ decodes that binary numbers as input the corresponding output.

→ individual output for every input combination i.e 2nd output

4 bit		D0	
active	2	D1	
low	4	D2	1 output
decoder	x	D3	for each
	w	D4	combination
		D5	of the
		D6	input
		D7	number
		D8	
		D9	
		D10	
		D11	
		D12	
		D13	
		D14	
		D15	

Question 2 :- Answer.

Select data input		output
S_1	S_0	Y
0	1	0
1	0	1
1	1	0
0	0	1

if $S_1 = 0$ and $S_0 = 1$ then $Y = D_0$

$$\text{then } Y = D_0 \bar{S}_1 (S_0)$$

if $S_1 = 1$ and $S_0 = 0$ then $Y = D_1$

$$\text{then } Y = D_1 (S_1) \bar{S}_0$$

if $S_1 = 1$ and $S_0 = 1$ then $Y = D_2$

$$\text{then } Y = D_2 S_1 (S_0)$$

if $S_1 = 0$ and $S_0 = 0$ then $Y = D_3$

$$\text{then } Y = D_3 \bar{S}_1 \bar{S}_0$$

$$Y = D_0 \bar{S}_1 (S_0) + D_1 (S_1) \bar{S}_0 + D_2 S_1 (S_0) + D_3 \bar{S}_1 \bar{S}_0$$

Q) Question

For 4 input multiplexer, data inputs are given as

$$D_0 = 0 \quad D_1 = 1 \quad D_2 = 0 \quad D_3 = 1$$

Find output x , if select input are


(a) $S_0 = 1, S_1 = 0$

$S_0 = 1$		
$S_1 = 0$		
$D_0 = 0$		$DQ = 1$
$D_1 = 1$		y
$D_2 = 0$		
$D_3 = 1$		$S_0 \cdot S_1 = 1 \cdot 0 = DQ$


(b) $S_0 = 0, S_1 = 1$

$S_0 = 0$		
$S_1 = 1$		
$D_0 = 0$		D
$D_1 = 1$		
$D_2 = 0$		$S_0 \cdot S_1 = D_1$
$D_3 = 1$		$0 \cdot 1$

(c) $S_0 = 1, S_1 = 1$



(d) $S_0 = 0, S_1 = 0$



Question 3:-

Timing Diagram in figure 01 shows inputs to a 9 bit parity checker. Draw the ϵ even and ϵ odd, output for every parity checker.

even

odd

A₀

A₁

A₂


A₃

A₄

A₅

A₆


A₇






ϵ even

ϵ odd

Q5 :-




Q3





Scanned with CamScanner

Checked By:

Q4

CLK 

J 

K 

PRE 





CLR 

Q 

Day: M T W T F S

Date: / /


Question 6



	0000	0001	0010	0100	0101	0110	0111	1000	1001
Count	0	1	2	3	4	5	6	7	8

	1010	1011	1100	1101	1110	1111	0000
	9	10	11	12	13	14	15

Question 6:- page



clk	1	2	3	4	5	6	7	8
Q ₀	1	1	1	1	1	1	1	1
Q ₁								
Q ₂								
Q ₃								
Q ₄								

Day. M T W T F S

Date: _____

Name

Hidayat Khan

ID

17024

Program

BSE

Teacher

Sir Amin