

Question No \Rightarrow 01

Signal spectrum, clocking noise immunity and cost can be used when evaluating digital to digital technique. An excellent digital to digital encoding technique you pay for clocking to help determine the start and stop of each signal. As with any techniques you pay for what you get. The increased data rate directly correlates with increased cost for technology.

Question NO \Rightarrow 02

For bipolar-AMI scheme a binary 0 is represented by no line signal, and a binary 1 is represented by a positive or negative pulse must alternate in polarity. For pseudoternary a binary 1 is represented by the absence of signal and a binary 0 by alternating positive and negative pulses.

Question No \Rightarrow 03.

In a scrambling technique a sequence that would result in a constant voltage level on the line are replaced by filling sequences that will provides sufficient transitions for the receiver's clock to maintain. Synchronization The filling sequence must be recognized by the receiver replaced with the original data sequence.

Question No \Rightarrow 04.

Along with binary switch keying binary values tend to be display by mean of a couple of unique amplitudes associated with provided wavelengths. This process will be vulnerable to unexpected obtained adjustment and it is dysfunctional.

Question No \Rightarrow 05.

To be precise the frequency components of a analog signal are repeated at the sample rate. The sampling theorem states that a signalling can be exactly reproduced if it is sampled at the frequency F_s , where F_s is greater than twice the maximum frequency in the signal.

Question No \rightarrow 6:-

$$\frac{E_b}{N_0} = 12 \text{ dB} = \frac{R}{B_r} \text{ dB}$$

For FSK and ASK from Figure 5.4

$$\frac{E_b}{N_0} = 14.2 \text{ dB}$$

$$\frac{R}{B_r} = 2.2 \text{ dB}$$

$$\frac{R}{B_r} = 0.6$$

For PSK from figure 5.4

$$\frac{E_b}{N_0} = 11.2 \text{ dB}$$

$$\frac{R}{B_r} = 0.8 \text{ dB}$$

$$\frac{R}{B_r} = 1.2$$

The result for QPSK must take into account that bound rate $D = R$?

Thus

$$\frac{R}{B_r} = 2.4$$

Question No \Rightarrow 07:

The CRC has more bit therefore provides more redundancy. It provides more information that can be used to detect error. Unlike the simple parity and longitudinal parity technique of error detection which produce high ratio of check bit error detection result.

Question No \Rightarrow 08.

For a long time signal bit error correction (with double bit error detection) has been the mainstay ECC technology for covering soft error in the cache. For the soft error rate that has been contend with that signal bit correction can offer ECC will also be able to alert the signal and result in graceful shutdown or otherwise. However things are changing. As technology scaling continues, we are approaching the point where we will have a billion transistors on a single piece of silicon with a big part some of these questions and raises issues with the status quo.