

Hilal

01

6966



Question : 01

Answer : 01

$$f = AB + (CD)E$$

$N =$ Series
+ Parallel
 $D =$ Parallel
+ Series

$$f = A \cdot B + (C \cdot D) E$$




Question: 02.

Answer: 4 Bit Adder.

A 4 bit adder the fast Carry General Description. These full address perform the addition of two 4 bit bin numbers. The sum (Σ) out put provided for each bit & the resultant Carry (C₄) is obtained from the fourth bit. These address feature full internal look ahead across all four bits.

★ Design Subsystem Consideration.



*** Design of 4 bit adder.**

Input				Out. Put	
A _{1c}	B _{1c}	C _{1c-2}	S _{1c}	C _{1c}	
0	0	0	0	0	0
0	1	0	1	0	0
1	0	0	1	0	0
1	1	0	0	1	0
0	0	1	1	0	1
0	1	1	0	1	1
1	0	1	0	1	1
1	1	1	1	1	1

Hillal.

6966

04

Question. 203. Part (A)

Answer = 03, Issues VLSI Design.

In all designs process is a logical and systematic approach is essential. This is a particularly so in the case of the design of a VLSI system which could take so long as to render the all system obsolete before it is often the drawing board

(*) But now some p design requirements is these:

1) Define the requirements.
(Properly & Carefully)

2) the overall architecture. See system Partition.

3) Communication Paths Carefully in order to develop sensible interrelationships b/w system.

- 4) A Floor Plan of how the system is to map onto Silicon.
- 5) All alternative b/w: A, B, & C necessary.
- 6) Regular structure of design largely matter of reduction.
- 7) Suitable (stick or symbolical) diagrams of the lead cells of the subsystem.
- 8) Convert each cell to layout ..

Question = (03) Part (B.)

Answers

Simple Parity-Check Code

The simple parity check code is the most familiar error-detecting code. In this code, a k -bit data word is changed to an n -bit code word where $n = k +$



1. The extra bit, is selected to make the total number of 1s.

The minimum Hamming distance for this category is $d_{min} = 2$, which means the code is single bit error detecting code.

(*) it can not correct any error.

Diagram.

* The following possible structure of an encoder (at the sender and decoder) at the receiver.



Q.5 #

The sender sends data word 1011. The code created from this data word 1011, which is sent to receiver we examine five cases:

1) No error occurs, received code word is 1011.
 Thus the data word 1011 is created.

2) One single bit error change a 1.
 received code 10110. Syndrome is 1.
 No word is created.

3) One single bit error changes a 0.
 received 101101 the syndrome is 1.

4) Error changes a 0 to 1 and second a 1.
 Received code 00100 Syndrome.
 data word 0011 is created for receiver.

5) Three bits a_3, a_2, a_1 and

a_0 change errors. a received

code 01011, the syndrome is 2.

* 7 bit bytes are put separate, rows and columns are calculated.

1	1	0	0	1	1	1	1	1
1	0	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1	0
0	1	0	1	0	0	1	1	1
0	1	0	1	0	1	0	1	1

Column parity

Row Parity

Question : 04.

Answer 04.

The inverter have always lower limit of the Power depends on the sum of the threshold voltages of the NMOS and VDD.

(*) Logic function is implemented by pull-down network only.

(*) Full swing outputs ($V_{OL} = \text{GND}$ and $V_{OH} = V_{DD}$).

* Non-volatile.

* faster switching speeds.

(*) Inverter (Resistance load) $\mu\text{V} - \mu\text{C}$

$$\rightarrow 0 \times 2 \approx 25 \mu\text{A} / \mu\text{V}^2$$


$$W/L = 10 \mu\text{m} : T = 2 \mu\text{m} \rightarrow \text{Low } (0)$$

$$\text{right away } V_{DD} = 5 \text{ V} (\times M)$$

$$T = C_2 \Delta V / I$$

$$T = 1 \mu\text{s} / 0.8$$

Question = 05



8x1

MUX

Truth Table.

S_2	S_1	S_0	Output
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

S_1	S_0	Y
0	0	I_0
0	1	I_1

Hotel

6966

Page = 13



3

Hilal

8966

14

* | 8x2 Max by Voz method

$$I_0 = S_1 \quad S_1 \quad S_0$$

$$I_1 = S_1 \quad S_1 \quad S_0$$

$$I_2 = S_1 \quad S_1 \quad S_0$$

$$I_3 = S_1 \quad S_1 \quad S_0$$

$$I_4 = S_2 \quad S_1 \quad S_0$$

$$I_5 = S_2 \quad S_1 \quad S_0$$

$$I_6 = S_2 \quad S_1 \quad S_0$$

$$I_7 = S_2 \quad S_1 \quad S_0$$