



IQRA NATIONAL UNIVERSITY

Name : Sauood Ur Rehman

Department : BS(CS)

Semester : 4th

ID # : 15031

Assignment No : 2nd

Subject : Computer Architecture

Submitted To : Muhammad Amin Sir

Dated : 18th May 2020

(1)

Name

Ghousel ur Rehman

ID #

15031

Dept #

BS (CS)

4th semester

Assignment no

2nd

Subject

:

Computer architecture

Submitted To

:

Muhammed Amin sir

Q1 → Give answer to each of the following.

(A) Discuss different desktop application that require the great power of contemporary microprocessor based systems?

Ans → Different desktop application that require the great power of contemporary microprocessor based system are.

Image processing

Three-dimensional rendering

speech recognizing

video conferencing

Multi media authoring

voice and video compression of files

simulation modelling

B) Discuss the techniques used in contemporary processor to increase speed:

Ans as The techniques used in contemporary processor to increase speed are following.

Pipelining is Pipelining enables a processor to work simultaneously on multiple instruction by performing a different phase for each of multiple instruction at the same time.

Branch prediction is Branch prediction potentially increases the amount of work available for the processor to execute.

Super scalar execution is This is ability to issue more than one instruction in every processor clock cycle, in effect multiple parallel pipelines are used.

Speculative execution is This enables the processor to keep all execution engines as busy as possible by executing instruction that are likely to be needed.

Data flow analysis is The processor analyzes which instructions are dependent on each other result or data to create an optimized schedule of instruction.

Q) Discuss the problems created due to increase in clock speed and logic density of the processor?

Ans) Discuss the problems created due to increase in clock speed and logic density of the processor are

Power is As the density of logic and the clock speed on chip increase so the power density increase and also dissipated the heat.

RC delay is The speed which electrons can flow on a chip by transistor is limited by the resistance and capacitance of the metal wires connecting them, specifically delay increase as the RC product increase.

Memory latency is Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

Q) Discuss the speedup of a program using multiple processors compared to a single processor using Amdahl's law.

Ans is The speedup using a parallel processor with N processor that fully exploits the parallel portion of the program is as follows:

speed up = Time to execute program on a single processor / Time to execute program on N parallel processors.

$$= T(1-f) + TS / T(1-f) + T_f(N) \\ = 1 / (1-f) + f / N$$

(E) : Discuss the multicore, MIP and GPGPU in detail:

Ans is Multicore is the use of multiple processors on the same chip whether the potential to increase performance without increasing the clock rate. With two processor larger caches are justified.

MIP or leap in performance as well as challenges in developing software to exploit such a larger number of cores. The multicore and MIP strategy involves a homogenous collection of general purpose processor on a single chip. GPGPU: is core designed to perform parallel operation on graphics data. Traditionally based on plug-in graphics card, it is used to encode and render 2D/3D graphics as well as process video.

Answer as follows

(5)

CS031

Q2 Solve each of the following.

(A) A benchmark program is run on a 60 MHz processor. The execute program consists of 104000 instruction execution with the instruction mix and clock cycle count given below. Determine the effective CPI MIPS rate and execution time for this program.

Instruction Type	Instruction Count	Cycles per instruction
Integer arithmetic	46000	1
Data Transfer	33000	2
Floating Point	16000	2
Control Transfer	9000	2

Ans as Effective CPI is

$$CPI = \frac{(1 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 9000)}{100}$$

$$CPI = 162000/100$$

$$CPI = 1620$$

$$\text{MIPS Rate is } 60 \text{ MHz} / 1620 \text{ Cycles}$$

$$\text{MIPS rate} = 60 / 1620$$

$$\text{MIPS Rate} = 0.037$$

Sauad us Rehman

(6)

15031

Execution Time is

$$T = 10 / \text{MIPS} * 10^6$$

$$T = 104000 / 37 * 10^3$$

$$T = 2811 * 10^3$$

$$T = 2811 \text{ sec}$$

(B) consists two different machines with two different instruction sets both of which have a clock rate of 200 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Instruction Type	Instruction Count	Cycles per instruction
Machine A		
Arithmetic and Logic	2	1
Load and Store	4	3
Branch	2	4
Others	4	3
Machine B		
Arithmetic and Logic	10	1
Load and Store	8	2
Branch	2	4
Others	4	3

Determine effective CPI, MIPS and execution time for each machine.

Sawood vs Rehm (7) 15031

Ans is For Machine A

$$CPI = \frac{(1 \times 8 + 3 \times 4 + 4 \times 2 + 3 \times 4) \times 10^6}{(8 + 4 + 2 + 4) \times 10^6}$$

$$\frac{40 \times 10^6}{18 \times 10^6}$$

$$\boxed{CPI = 2.22}$$

MIPS rate is

$$MIPS\ Rate = \frac{200\ MIPS}{2.22 \times 10^6}$$

$$MIPS\ Rate = \frac{200 \times 10^6}{2.22 \times 10^6}$$

$$\boxed{MIPS\ Rate = 90}$$

$$T = \frac{10}{MIPS \times 10^6}$$

$$T = \frac{18 \times 10^6}{90 \times 10^6}$$

$$T = 0.2\ sec$$

For Machine B is $CPI =$

$$= \frac{(1 \times 10 + 2 \times 8 + 4 \times 2 + 3 \times 4) \times 10^6}{(10 + 8 + 4)}$$

$$\times 10^6$$

$$CPI = 46/24$$

$$\boxed{CPI = 1.92}$$

Samuel vs Reiman

(8)

15031

$$\text{MIPS rate} = 200 \text{ MHz} / 1.92 \times 10^6$$

$$\text{MIPS rate} = 200 \times 10^6 / 1.92 \times 10^6$$

$$\boxed{\text{MIPS Rate} = 104}$$

$$T = 10 / (\text{MIPS} \times 10^6)$$

$$T = 24 \times 10^6 / 104 \times 10^6$$

$$\boxed{T = 0.23 \text{ sec}}$$

Ans D

Since we have the same instruction mix that means the additional instructions for each task could be allocated appropriately between the instruction type. Therefore the following table be gotten

Instruction Type	CPI	Instruction Mix
Arithmetic and Logic	1	60%
Load/store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	12	10%

Sawood no Dehman (9) 15031

$$\text{The average CPI} = \frac{(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1)}{1 + 2 + 4 + 12}$$

$$\boxed{\text{CPI} = 2.64}$$

Therefore CPI has been increased since the time for memory access is also increased.

$$b) \text{ MIPS} = 400 / 2.64 = 152$$

There is a corresponding drop in the MIPS rate.

c) The speedup factor equal to the ratio of the execution times.

The execution time is calculated as the following

$$T = I_c / (\text{MIPS} \times 10^6)$$

$$\text{For one process } T_1 = (2 \times 10^6) / (175 \times 10^6)$$

$$\boxed{T_1 = 11 \text{ ms}}$$

For 8 processor each process executed 1/8 of the 2 million instruction plus the 25,000

$$T_8 = \frac{2 \times 10^6 / 8 + 0.025}{1/8 \times 175 \times 10^6}$$

$$\boxed{T_8 = 1.8 \text{ ms}}$$

