

(1)

Name

Karimullah

ID

15076

Department

BS-CS 4th Semester

Assignment No

2nd

Subject :

Computer
Architecture.

Q.1 Give answer to each of the following.

(A) Discuss different desktop application that require the great power of contemporary microprocess-based system?

Ans: Different desktop application that require the great power of based system are
Image processing
Three dimensional rendering
Speech recognition
Video conferencing

(2)

Multimedia authoring.
Voice and video annotation
of files.
Simulation modelling.

(3) Discuss the techniques used
in contemporary processors
to increase speed?

Ans: The techniques used in
contemporary processors to
increase speed are following.

Pipelining:

Pipelining enables
a processor to work simultaneously
on multiple instructions by
performing a different phase
for each of the multiple
instruction at the same time.

Branch predication:

Branch
predication potentially increases

(3)

the amount of work available for the processor to execute.

SuperScalor execution:

This is the ability to issue more than one instruction in very processor clock cycle. In effect multiple parallel pipelines are used.

Data flow analysis:

The processor analyses which instructions are dependent on each other's results, or data to create an optimized schedule of instructions.

Speculative execution:

This enable the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

(4)

(c) Discuss the problems created due to increase in clock speed and logic density of the processor?

Ans. Discuss the problem created due to increase in clock speed and logic density of the processor are

Power:

As the density of logic and the clock speed on a chip increase, so the power density increase and also dissipated the heat.

RC delay:

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wire connecting them. Specially delay increases as the RC product increase.

(5)

Memory latency:
Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

① Discuss the speedup of a program using multiple processors compared to a single processor using Amdahl's Law? The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows.

$$\begin{aligned} \text{Speedup} &= \text{Time to execute program on a single processor} / \text{Time to execute on } N \text{ parallel processors.} \\ &= T(1-f) + T_f / T(1-f) + T_f/N \\ &= 1/(1-f) + f/N \end{aligned}$$

(6)

(E) Discuss the multicore, MIC, and GPGPU in detail?

Ans: Multicore:

- The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.
- Strategy is to use two simpler processors on the chip rather than one more complex processor.
- With two processors larger caches are justified.
- As caches became larger it made performance sense to create two and then three levels of cache on a chip.

MIC:

- Leap in performance as well as the challenge software to exploit such a large number of cores.
- The multicore and MIC strategy involves a homogeneous collection of general purpose processor on a single

⑦

GPUS:

- Core designed to perform parallel operation on graphic data.
- Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics well as process video.
- Used as vector processors for a variety of applications that require repetitive computations.

Q2: Solve each of the following:

- ① A benchmark program is run on a 60 MHz processor. The execute program consist of 10,000 instruction executions with the instruction mix and clock cycle count given below. Determine the effective CPI, MIPS rate, and

(8)

and execution time for this program.

Instruction type	Instruction count	cycle per Instruction
Integer arithmetic	46,000	1
Data transfer	33,000	2
Floating Point	16,000	2
Control Transfer	9,000	2

Ans: Effective CPI:

$$CPI = (1 * 46000) + (2 * 33000) + (2 * 16000) + (2 * 9000)$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate:

$$\text{MIPS rate} = 60 \text{ MHz} / 1620 * 10^6$$

$$\text{MIPS rate} = 60 * 10^6 / 1620 * 10^6$$

$$\text{MIPS rate} = 60 / 1620$$

$$\text{MIPS rate} = 0.037$$

Execution Time:

$$T = 10^4 / (\text{MIPS} * 10^6)$$

$$T = 104000 / (0.037 * 10^6)$$

$$T = 104000 / 37 * 10^3$$

$$T = 2811 * 10^3 \Rightarrow T = 2.811 \text{ Sec.}$$

(9)

(B) Consider two different machines, with two different instruction sets, both of which have a clock rate of 200 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Instruction type	Instruction count million	cycle Per Instruct
Arithmetic logic	8	1
Load and Store	4	3
Branch	2	4
Other	4	3
Arithmetic logic	10	1
Load and Store	8	2
Branch	2	4
others	4	3

For Machine A:

$$CPI = \frac{(1 \cdot 8 + 3 \cdot 4 + 4 \cdot 2 + 3 \cdot 4) \cdot 10^6}{(8 + 4 + 2 + 4) \cdot 10^6}$$

(10)

$$\text{CPI} = 40 \cdot 10^6 / 18 \cdot 10^6$$
$$\text{CPI} = 2.22$$

$$\text{MIPS rate} = 200 \text{MHz} / 2.22 \cdot 10^6$$
$$\text{MIPS rate} = 200 \cdot 10^6 / 2.22 \cdot 10^6$$
$$\text{MIPS rate} = 90$$

$$T = IC / (\text{MIPS} \cdot 10^6)$$

$$T = 18 \cdot 10^6 / 90 \cdot 10^6$$

$$T = 0.2 \text{ Sec}$$

For Machine B:

$$\text{CPI} = (10 \cdot 1 + 2 \cdot 8 + 4 \cdot 2 + 3 \cdot 4) \cdot 10^6 / (10 + 8 + 2 + 4) \cdot 10^6$$

$$\text{CPI} = 46 / 24$$

$$\text{CPI} = 1.92$$

$$\text{MIPS rate} = 200 \text{MHz} / 1.92 \cdot 10^6$$

$$\text{MIPS rate} = 200 \cdot 10^6 / 1.92 \cdot 10^6$$

$$\text{MIPS rate} = 104$$

$$T = IC / (\text{MIPS} \cdot 10^6)$$

$$T = 24 \cdot 10^6 / 104 \cdot 10^6$$

$$T = 0.23 \text{ Sec}$$

(ii)

(c) Early examples of CISC and RISC design are the VAX ^{11/780} and the IBM RS/6000, respectively. Using a typical benchmark program the following machine characteristics result.

Ans:

Processor	Clock Frequency (MHz)	Performance (MIPS)	CPU Time (Second)
VAX ^{11/780}	5	1	12x
IBM RS 6000	25	18	x

The final column shows that the VAX required 12 times longer than the IBM measured in CPU time.

(a) What is the relative size of the instruction count of the machine code for this benchmark program running on the two machines?

Ans: The MIPS rate could be computed as the following:

$$\text{MIPS rate} = \frac{IC}{T} \cdot 10^6$$

$$IC = \text{MIPS rate} \cdot T \cdot 10^6$$

(12)

Now by computing the ratio of the instruction count of the IBM RS/6000 to the VAX 11/780 which is:

$$\frac{18 \times 10^6}{12 \times 10^6}$$
$$\Rightarrow \frac{18}{12}$$
$$= 1.5$$

(b) What are the CPI values for the two machines?

Ans: Regarding to the VAX 11/780 the
$$CPI = (5 \text{ MHz}) / (1 \times 10^6) = 5 \times 10^6 / 1 \times 10^6$$
$$= 5/1 = 5.$$

Regarding to the IBM RS/6000 the
$$CPI = (25 \text{ MHz}) / (18 \times 10^6) = 25 \times 10^6 / 18 \times 10^6$$
$$= 25/18 = 1.4.$$

(13)

(D) Ans: (a): Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore, the following table be gotten:

Instruction Type	CPI	Instruction Mix
Arithmetic and logic	1	60%
Load/Store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	12	10%

$$\text{The average CPI} = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$$

Therefore, the CPI has been

(14)

increased since the time for memory access is also increased.

(b): $MIPS = 400 / 2.64 = 152$
There is a corresponding drop in the MIPS rate.

(c): The speedup factor equals to the ratio of the execution times. The execution time is calculated as the following $T = I / (MIPS * 10^6)$
For the processor $T_1 = \frac{(2 * 10^6)}{(178 * 10^6)}$
 $\Rightarrow 11 \text{ ms.}$

For the 8 processors, each processor executes $1/8$ of the 2 million instruction plus the 25,000

$$T_8 = 2 * 10^6 \div 8 + 0.025 * 10^6 / 152 * 10^6$$

$$T_8 = 1.8 \text{ ms.}$$

Therefore we have:

Speedup = Time to execute Program on a single processor / Time to execute Program on N Parallel processors.

(15)

$$\text{Speedup} = 11/1.8.$$

$$\text{Speedup} = 6.11.$$

(d): By depending on the information given, it is not obvious how to quantify the effect in Amdahl's equation. Therefore, if it is supposed that the fraction of code, which is parallelizable is $f = 0.7$ then Amdahl's law decreases to $\text{speedup} = N = 8$. Therefore, the actual speedup is only about 75% of the theoretical speedup.