
Department of Electrical Engineering
Assignment 2
Date: 09/05/2020

Course Details

Course Title: **vlsi** Module: _____
Instructor: Engr.zulqarnain Total Marks: _____

Student Details

Name: khalid khan Student ID: 13880

Q1.	Consider a resistive load inverter circuit with $V_{DD} = 5\text{v}$, $K'n = 20 \mu\text{A}/\text{V}^2$, $V_{T0} = 0.8\text{V}$, $R_L = 200 \text{k}(\text{Ohm})$, $W/L = 2$ Calculate the critical voltage s V_{OL} , V_{OH} , V_{IL} , V_{IH} on the VTC and find the noise margins of the circuits?
Q2.	Design a CMOS logic layout given the following function $F = \overline{(AB + C)}B + D$
Q3.	What is MOS inverter? Also draw the circuit diagram of MOS Inverter
Q4	Write a note on Depletion load NMOS Inverter.

NAME Khalid Page 1 ID# 13880

Q1 Consider a resistive load inverter circuit with

$$V_{DD} = 5V \quad k_n = 20 \text{ mA/V}^2 \quad V_{T0} = 0.8V$$

$$R_L = 200 \text{ k}\Omega = 200 \text{ k}\Omega$$

Calculate the critical voltage V_{OL} , V_{OH} , V_{IC} and Find the noise margins of the circuit?

Sol: \Rightarrow $V_{OH} = V_{DD}$

$$\boxed{V_{OH} = 5V}$$

$$\Rightarrow \text{(ii)} \quad V_{OL} = V_{DD} - V_T + \frac{1}{k_n R_L} - \sqrt{\left(V_{DD} - V_T + \frac{1}{k_n R_L} \right)^2 - \frac{2V_{DD}}{k_n R_L}}$$

$$\Rightarrow \text{But } k_n = k_n' \frac{W}{L}$$

$$= 20 \times 10^{-6} \times 2$$

$$k_n = 40 \times 10^{-6}$$

$$V_{OL} = 5 = 0.8 + \frac{1}{40 \times 10^{-6} \times 200 \times 10^3} - \sqrt{5 - 0.8 + \frac{1}{40 \times 10^{-6} \times 200 \times 10^3}}$$

$$- 2 \times 5$$

$$\frac{40 \times 10^{-6} \times 200 \times 10^3}{2}$$

$$V_{OL} = 4.325 - 2.174$$

$$\boxed{V_{OL} = 2.151V}$$

NAME = Khaid Page # 2

ID = 13880

(ii) $V_{IL} = V_T + 1$

$$\frac{40 \times 10^{-6} \times 200 \times 10^3}{40 \times 10^{-6} \times 200 \times 10^3}$$

$$V_{IL} = 0.925$$

(iv) $V_{IH} = V_T + \left[\frac{8}{3} \frac{V_{DD}}{k_{nRL}} - \frac{1}{k_{nRL}} \right]$

$$= 0.8 + \left[\frac{8}{3} \times 5 - \frac{1}{40 \times 10^{-6} \times 200 \times 10^3} \right]$$

$$\frac{-1}{40 \times 10^{-6} \times 200 \times 10^3}$$

$$= 0.8 + 1.289 - 0.125$$

$$= \boxed{V_{IH} = 1.96V}$$

Now noise margin

$$\Rightarrow N_L = V_{IL} - V_{OL}$$

$$= 0.925 - 0.15$$

$$N_L = \boxed{-1.225}$$

$$\Rightarrow N_H = V_{OH} - V_{IH}$$


$$= 5 - 1.289$$

$$N_H = \boxed{3.711}$$

Q2 Design a CMOS Logic Layout given the following function

$$F = \overline{(A+B+C)} B + D$$

Solution \Rightarrow



Name Khalid Page No 5 13830

Qn Write a note on Depletion

Load CMOS Inverter

Ans \rightarrow In Integrated circuit depletion

Load NMOS is a form of digital

Logic Family that use for a

Single Power supply voltage earlier

NMOS logic families that needed

more than one different power

supply voltage

\Rightarrow Although manufacturing these integrated

Circuits required addition processing

steps elimination of extra power supply

and then improved switching speed

made this logic family the preferred

choice for many microprocessors

and other logic elements. Some

depletion load NMOS design

are still produced typically in

parallel with newer CMOS counter

part.