

Name :Muhammad MusaDepartment :BS(CS)Semester :4yhID # :15366Sessional Assignment No :3rdSubject :Computer ArchitectureSubmitted To :Muhammad Amin SirDated :17th May 2020

1 M. Amin Sir, B8 (8) : Muhammad Musa Name : 15366 Subject : Compules Architecture : BS (CS) : 03 Deptt Assignment No : G1. Ans(A) 1. The first is to disable interrupts while an interrupt is being processed. A disabled interrupt simply means that the processor can and will ignore that interrupt request signal 2. A Second approach is to define priorities for intersupts and to allow higher priority on interrupt of to cause a lower-priority interrupt handles to be itself interrupted. Ars: (B) The types of exchanges that are needed by indicating the major forms of input and output for output for protessor, memory, and I/o modules abe; Memory to Discessor-The processor reads an instruction or a whit of data from memory Processor to memory processor writes unit data to memor

2 1/0 to processor: processor reads The data from an I/O device via an I/O module. Processor to I/O: processor sends The device. data to the I/O I/o to or from memory cases, these two For an I/o module is allowed to exchange data directly with memory, without going through the processor. using direct memory access. Ans (C) GPI Protocol ayer: this layer, the packet is defined as the unit of transfer. One key function performed a cache at this level vis ' coherency pootocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data ' data being sent to or form ON cache. Ans: (D) Physical and Logical Architecture of PCIe:-> A root = complexe device, also referred to as a chipset or a bridge, connects the processor

P. _ 3 and memory subseption to the PCI Express switch fabric comprising one or more PCIe and PCIE one switch devices. Links from the chipset many > PCIe of attach to the following kinds devices that implement PCIe: · Switchs-The switch manager multiple PCIE streams. · PCIe endpoint: An I/o device or controllos that implements PCTe, such as a Gigabit ethernet switch graphics of video controller l'intesface, or a communication controlles. · Legacy endpoint; category endpoint egacy is intended for existing designe that have been migrated to per Express, and it allows behaviors such as we locked fransactions. space and · PCIe/PCI bridger Allow older PCT devices to be connected to PCIE-based systems Q2 Ansia Instruction Cycler The processing required single instruction an J cycle.

- 4 Using the simplified two-step previous by the given description depicted. the cycle 15 instruction the as steps are related the excente cycle. cycle and etch only halts execution rogram Some turned 0machine is occurs, mrecoverable instruction a Program computer is encountered. halts the Ans(B) Instruction Cycle State Diagramin The states in instruction cycle be described as follows; Can > Instruction address calculation (iac); the address Determine the next instruction to be execu Usually, this involves adding a fixed number to the address previous instruction. Instruction fetch (if); Read instruction from its memory location into the processor. Instruction operation decoding (idd -> to determine Analyze instruction type of be performed operation 10 and operand(s) to Cyco be Operand address calculation (ogc)~ If the operation invol reference to an operand in or available via I/D, then memory determine

(5) the operand. the address 0 Operand fetch (of tch the operand in from it read From memory ITO. Data Operation (do); Perform the operation instruction! indicated in the Operand store (OS)-Trite the result or out to I' into memory Ansil Classes Interrupts :a I. Program. generated by some rs occurs as a sesult condition that an instruction execution, such as 01 drithmetic overflow, division by Zebo, attempt to execute machine instruction, or reference outside a user's allowed memory Space II. Times:is generated by a timer This allows within protegior. system to the operating perform certain functions on a al Deg. basis. TI. I(0:is generated by cr 1 pormal Controller, to Signa Com an operation, reques Service 0

6 from the processor, or to signal a variety of error conditions. IV. Hardware Failure is generated by a failure such as power failure or a memory pasity error Ins.(D) Bus Interconnection Scheme: The most common computer interconnection structures are based on the use of one or more system buses. A System bus consists, typically from about fifty to hundreds about fifty classified into three functional groups ; data, address, and control links. a) Data lines:-The data lines provide a path for moving data among system modules. These lines, collectice are called the data bus. b) Adobress Lines:-The address lines are used to designate the source 00 destination of the data on the data bus. C) Control Linest The control lines are used to control the access to and the use the 05 data and

F address lines. Because the data and the address lines are shared by all components, there must be a means of controlling their use. 63. Ans.(A) Programming in Hardwage, "Program" is in form of hardwork and is termed the as hardward program. general Juppose we construct a purpose configuration of arithmetic and logic functions. This set of hardware will perform various functions on data depending on control signals applied to the hardware. In the original - case of customized hardware, the system accepts data and produces results. sugramming in Software:-" The hew method of programming which is a Sogrenee of codes or instanctions is called software programming this d, Programming metho is much easier. Instead rewinno the hardware for each Program, all we need to do is provide a new sequence Codes. code is, in instruction, and part the

18 each instruction hardware interprets and generated control signals. Ans: B) In the interrupt cycle, the processor interrupts checks to see if any interest have occurred, indicated by the presence of an interrupt signal. If no interrupts are pending, the processor proceeds to the fetch ayele and fetches the next the current program. instruction of Ansil Disabled Intersupt:disabled interrupt simply means that the processor can and will ignore that inter interrupt Van request signal. If interrupt occust this time, it genera dubing ponding and will Office processor 1 by checked attex processor has enabled the tayratin Nested Interrupt: nested interrupt to allow an interrupt 15 to cause higher priority owerhandlex interry D110817 be to itself interrup

9	1
Qu: Ans:(A) Memory (contents in hex): 300:3005; 301:5940; 302:7006	
Step 1: 3005 \rightarrow IR Step 2: 3 \rightarrow AC Step 3: 5940: \rightarrow IR Step 4: 3+2=5 \rightarrow AC Step 5: 7006 \rightarrow IR Step 6: AC \rightarrow Device 6	
Ans.(B) 1. a. The PC contains 300, the address of the first instruction. This value is is loaded into the MAR. b. The value in location 300 is	
Loaded into the MBR, and the PC is incremented. These two steps can be done in parallel. C. The value in the MBR is Loaded into the IR. 2. a. The address portion of the IR;	- ALLENSON
(940) is loaded into the MAR. b. The value in location 940 is loaded into the MBR. C. The value in the MBR is	
3. a. The value in the PC(301) is bodged into the MAR. b. The value in Location 301 is bodged into the MBR, and the	

10 PC is incremented. C. The volve in the MBR is TR. loaded into the the 4. a. The address portion of IR (942) is loaded into the MAR. value in location 941 1s b. The into the MBR. loaded the AC old value of location MBR c. The and the value of the result are added and Stored in the AC. a. The value in the PC(302) is 5. loaded into the MAR. b. The value in location 302 is loaded into the MBR, and the PC is incremented. c. The value in the MBB 15 loaded into the IR. 6. a. The address portion of the IR (941) is loaded into the MAR. b. The value in the AC is loaded into the MBR. c. The value in the MBR is stored in location 941. Ans.(c) a. 224 = 16MBytes b. (1) If the local address bus is 32 bits, the whole address can be transferred at once and decoded in meniory. However, because the data bus is only 16bits, it will

(11) requise 2 cycles to fetch a 32-bit instruction or operand. (2) The 16bits of the address placed on the address bus can't access whole memory. Thus a more ex memory interface control the complex memory interface control is needed to latch the first past of the address and then the Second part. c. The program counter must be at least Lybits. Typically, a 32-bit microprocessor will have a 32-bit external address bus and a 32-bit program counter, unless onchip segmen registers are used that may with a smaller program count the instauction register is contain the whole instruction, it will have to be 32-bit it will contain only the op dode then it will have to be 8 bits Ans: (D) Clock Cycle = 1 = 125Hs 8MHz Bus cycle = 4x125ns = Suons 2 bytes toansfeated every Soons; thus transfer rate. 4 MBytes Sec. the frequency mary Doubling a new mean adopting manufacturing technology; doubling

(12) the external data bus means window on-chip data bus drivers/latches bus control modifications to the and the speed logic. In the first case. of the memory chips will to slow need to double not the microprocessor; in the down second case, the "wordlength" 0 the menory will have to double to be celle to send/ receive 3)-bit quartities. Ans.(E) a. During a single bus cycle, the 8-bit microprocessor transfers one byte while the 16-bit microprocessor transfer two bytes. The 16-bilt microprocessor has twice the data transfer rate 6. Suppose we do 100 toansfors of operands and instructions; of which so are one byte and 50 oue two bytes long. The 8microprocessor takes 50+ 2x-16-50 = 156 bus cycles for the transfer. The 16-bit milesoprocessor requires · So + So = 100 but cycles. Thus, the data transfes sates differ a factor of 1.5. Ans: (F) A bus cycles takes 0.25415, 50 a memory cycles takes 1113. If both

(13) operands are even, aligned, it takes 243 to fetch the two operande. If one is odd-aligned, the time required is 3119. If both are odd-aligned, the time requires is yus. An: (G) Consider a mix of too instauctions and operands. On average, they of 201. 32 bit items, Consist 40% 16-bit items, and 40% &-bit items. The number of bus cycles sequired for the 16-bit microprocessa 'n (2x20) + 40+40 = 120. For the 32-bit microprocessor, the number required is 100. This amounts to an improvement of 20/120 or about 17%. PEN