

Name

Shahab Zeb

ID

14590

Assignment

N#01

Teacher

M. Amin

Dept

C.S

Date

19/5/2020

Q: NO: 01

Ans:

A:

Desktop

Applications:

\*

Image

processing

\*

Speech

organization

(7)

- \* Simulation modeling.
- \* Voice and video annotation
- \* Video conferencing.
- \* Multimedia.
- \* Three dimensional rendering

B:

⇒ Pipelining:

At enable processor to work simultaneously on multiple instruction.

⇒ Branch prediction:

At increase the amount of work available for processor to execute.

⇒ Superscalar Execution:

The ability to use more than one instruction in every clock cycle.

(8)

⇒ Data flow analysis:

Processors  
on, optimized  
for data dependent  
on each other  
Create  
schedules

⇒ Speculative execution:

Enables processors  
to keep its execution  
engine as busy as  
possible.

E:

Power:

As the density  
and clock speed on  
chip increase. The power  
density also increases.  
The heat generated  
on high density,  
Speed is becoming a  
serious issue.

(9)

RC Delay: The speed of electron flow decreases by the capacitance and resistance by metal wires.  
Delay increases as RC product increases.

Memory Latency and throughput:  
throughput delay processor speed.

D :

A program running on a single processor such that a fraction of execution time involves code that is inherently sequential, and a fraction that is parallelizable.

Let  $T$  be time for execution of single processor

(6)

$N$  be number of processors. Speed up be

$$\text{Speed up} = \frac{\text{Time to execute on single processor}}{\text{Time to execute on } N \text{ processors}}$$

$$= \frac{T(1-f) + Tf}{T(1-f) + \frac{Tf}{N}}$$

$$\text{Speed up} = \frac{1}{1-f + \frac{f}{N}}$$

(A):

Multi core:

A computer processor integrated circuit with two or more separated processor units called cores, each of cores which read and execute program instruction, as if computer had several processors.



(b)

At increase speed without increasing clock rate.

Mic:

The development of software to exploit a large number of cores led to the introduction of Mic (Many Integrated Core)

Originally Intel effort in this direction was Larrabee and was late to market. Instead it was turned into Compute-Dedicated chip.

A homogeneous collection of general processors on a chip.

GPU:

A Gpu is design for graphical data.

(7)

It is used for 2D 3D rendering and encoding it perform parallel operations on multiple sets of data.

Cpu's are increasing in use for game graphics designing etc.

Q: NO: 02:

ANS:

A:

(8)

CPI:

$$CPI = (1 \times 46000) + (2 \times 33000) \\ + (2 \times 16000) + (2 \times 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate:

$$MIPS \text{ Rate} = 60 \text{ MHz} /$$

$$1620 \times 10^6$$

$$= 60 \times 10^6 \text{ Hz} / 1620 \times 10^6$$

$$= 60 \text{ Hz} / 1620$$

$$MIPS \text{ Rate} = 0.037$$

Execution time:

$$T = I_c / (MIPS \times 10^6)$$

$$T = 107000 / 37 \times 10^3$$

$$T = 2.811 \text{ sec}$$



(9)

(B)

For Machine A:

$$CPI = \frac{(1 \times 8 + 3 \times 4 + 4 \times 2 + 3 \times 4) \times 10^6}{(8 + 4 + 2 + 4) \times 10^6}$$

$$CPI = 40 \times 10^6 / 18 \times 10^6$$

$$\underline{CPI = 2.22}$$

$$MIPS = 200 \text{ MHz} / 2.22 \times 10^6$$

$$\underline{MIPS = 90}$$

$$T = 18 \times 10^6 / 90 \times 10^6$$

$$\underline{T = 0.2 \text{ Sec}}$$

(10)

Machine B:

$$CPI = \frac{(1 \times 10 + 2 \times 8 + 4 \times 2 + 3 \times 4) \times 10^6}{(10 + 8 + 2 + 4) \times 10^6}$$

$$CPI = 46/42$$

$$\underline{CPI = 1.092}$$

$$MIPS = \frac{200 \times 10^6}{1.96 \times 10^6}$$

$$\underline{MIPS = 102}$$

$$T = \frac{24 \times 10^6}{104 \times 10^6}$$

$$\underline{T = 0.238 \text{ sec}}$$

(C)

$$a: MIPS = IC/T \times 10^6$$

$$IC = MIPS \times T \times 10^6$$

$$18 \times 12 \times 10^6 / 1 \times 12 \times 10^6$$

(11)

$$= 18/12$$

$$= 1.5$$

b:

$$\text{Vax II/780 CPI} =$$

$$(5 \text{ MHz}) / (1 \times 10^6) = \underline{5}$$

$$\text{IBM RS/6000 CPI} =$$

$$(25 \text{ MHz}) / (18 \times 10^6) = \underline{1.4}$$

(12)

D:

(a) Since we have same instruction set mix means conditional instruction could be accumulated between instruction types

Graph:

Instruction Type	CPI	Instruction Mix
Arithmetic Logic	1	60%
Load / Store cache hit	2	18%
Branch	4	12%
Memory ref cache miss	12	10%

(13)

$$\text{Average CPI} = (1 \times 0.6) + (2 \times 0.18) \\ + (4 \times 0.12) + (12 \times 0.1)$$

$$\text{CPI} = 2.64$$

$$(b) \text{ MIPS} = 400 / 2.64$$

$$\text{MIPS} = 152$$

(c)

Execution time for  
One processor

$$T = 10^6 / (\text{MIPS} \times 10^6)$$

$$T = (2 \times 10^6) / (152 \times 10^6)$$

$$T_1 = 13 \text{ ms}$$

For 8 processors

$$T_8 = \frac{2 \times 10^6 / 8 + 0.25}{152 \times 10^6}$$

$$T_8 = 1.8 \text{ ms}$$



(11)

So;

$$\text{Speed up} = \frac{\text{Time for Single processor execution}}{\text{Time for } n \text{ Processors}}$$

$$\text{Speed up} = 11 / 1.8$$

$$\boxed{\text{Speedup} = 6.11}$$

(d) From given information it is not obvious how to quantify this effect in Amdahl's equation.

So suppose fraction of code which is parallelizable is  $F-1$

Amdahl's law observes

$$\text{Speedup} = N = 8$$

Then the actual speed is 15% to that of theoretical speed