

Name : Sayed Kamran

ID : 12851

Subj DDD

Teacher : M. Amin


~~S~~ BS (S/E)

Semister : 9th


final TERM Paper

(1)

Q1) A circuit for Adding or subtracting 4 bit



Q2) 4-bit active low decoder.






Q1 (c)

Decimal to BCD Encoder. ②

Active-high inputs
Active-low outputs

Ans (c)




P.T.O

3



Decimal to BCD encoder

input	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



(4)


Q1
d) Frequency divider (use 3 J-K flip flops and assume 16 KHz of the input wave form.)



So here is the frequency divider



Q5) use the wave form. outputs (Q1, Q2, Q3, Q4) for the shift registers. Assume they are cleared.

s) Any) in



The registers are initially cleared.

Q6) Draw the logic diagrams and timing diagram




← → ← → ← →

7

Q2)

circuit diagram



Truth table

S_1	S_2	I/P
0	0	$D_0 = S_0 S_1$
0	1	$D_1 = S_0 S_1$
1	0	$D_2 = S_0 S_1$
1	1	$D_3 = S_0 S_1$

Q2

(a) $S_0 = 1$, $S_1 = 0$

S_0	S_1	Y
1	0	0

Q2


(b) $S_0 = 0$, $S_1 = 1$

S_0	S_1	Y
0	1	1

8

Q2)


b) $S_0 = 0, S_1 = 1$



$S_0, S_1 \quad D_1$
 $0, 1$

Q2)
c)


$S_0 = 1, S_1 = 1$



$S_0, S_1 = D_2$
 $1, 1$
 ~~$S_0, S_1 = D_1$~~

Q2)
d)



$S_0 = 0, S_1 = 0$



$S_0, S_1 = D_3$
 $0, 0$
 $1, 1$


Q3

Ans 3)
3 even
odd.



Σ even
Σ odd.

16



Ans)

Q0 Q1 Q2 Q3

