



NAME: AMIT SINGH


ID: 15478

SUBJECT: DIGITAL LOGIC DESIGN

SEMESTER: 3RD


PROGRAMME: BS (SOFTWARE ENGINEERING)

Q3)








The worst case delay occurs on
CLK - Q0.

Q4)



$$3(8ns) = 24ns$$

(3)



C Pulse	Initially	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄
1		0	0	0	0	0
2		0	0	0	1	0
3		0	0	0	1	0
4		0	0	1	0	0
5		0	0	1	0	0
6		0	0	1	1	0
7		0	0	1	1	0
8		0	1	0	0	0
9		0	1	0	0	0

10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					