

Assignment #3

Name Ikramullah
ID# 15072
Department BS(cs)

Ans#1

The first is to disable interrupts while an interrupt is being processed. A disabled interrupt simply means that the processor can and will ignore that interrupt request signal.

Ans#2

A second approach is to define properties for interrupts and to allow an interrupt of higher priority to cause a lower-priority interrupt handler to be itself interrupted.

Ans#3

Memory to processor

The processor reads an instruction or a unit of data from memory.

Processor to memory

The processor writes a unit of data to memory.

I/O to processor.

The processor reads data from an I/O device via an I/O module.

Processor to I/O:

The processor sends data to the I/O devices.

I/O to or from memory

For these two cases, an I/O module is allowed to exchange data directly with memory, without going through the processor using direct memory access...

Ans#4

QPI Protocol layer

In this layer, the packet is defined as the unit of transfer. One key function performed at this level is a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

Ans#5

Physical and logical Architecture of PCIe.

A root complex device also referred to as a chipset connects the processor and memory system to the PCI express switch fabric comprising

Ans#6

instruction cycle

The processing required for a single instruction is called an instruction cycle.

Ans#7

instruction cycle state diagrams instruction address calculation

Determine the address of the next instruction to be executed, usually this involves adding a fixed number from its memory location into processor

instruction fetch.

Read instruction from its memory location into the processor.

instruction operation decoding.

Analyze instruction to determine type of operation to be performed and operand to be used.

operand address calculation

if the operation involves reference to a operand in memory or available via I/O.

operand fetch.

Fetch the operand from memory.

Data operation

performed the operation indicated in the instruction.

Operand store

write the result into memory or out to I/O

Ans#8

Programming in Hardware.

Suppose we construct a general purpose configuration of ALU function. This set of hardware will perform various functions on data depending on control signals applied to the hardware. In the original case of customized hardware.

Programming in Software.

The new method of programming which is sequence of code is called software program.

Ans#9

In the interrupt cycle the processor checks to see if any interrupts have occurred indicated by the presence of an interrupt signal.

Ans#10.

A disable interrupt simply means that the processor can and will ignore that interrupt request signal.

Ans#11.

Memory: 300; 305; 301, 5940; 302; 7006
Step 1: 3005 \rightarrow IR; Step 2: 3 \rightarrow AC Step 3
5940 \rightarrow IR Step 4: $3+2=5 \rightarrow$ AC Step: 7006
 \rightarrow IR; Step 6: AC \rightarrow Device 6

Ans#12

Clock cycle =

$1 = 125 \text{ ns}$ 8MHz Bus cycle = $4 \times 125 \text{ ns} =$
 500 ns bytes transferred every 500 ns
thus transfer rate 4MBytes/Sec

Doubling the frequency may mean adopting a new chip manufacturing technology. Doubling the external data bus means wider case. The speed of the memory chips will also need to double not to slow down the microprocessor. In the second case the wordlength of the memory will have to double to be able to send/receive 32-bit quantities.

Ans# 13

During a single bus cycle the 8-bit microprocessor transfer one byte while the 16-bit microprocessor transfer two bytes. The 16-bit microprocessor has twice the data transfer rate. Suppose we do 100 transfer of operand and instruction of which 50 are one byte long and 50 are two bytes long. The 8 bit microprocessor takes $50 + (2 \times 50) = 150$ bus cycle for the transfer. The 16 bit mp requires $50 + 50 = 100$ bus cycle. Thus the data transfer rates differ by a factor of 1.5.

Ans# 14

A Bus cycle takes 0.25μ or 0.25 ns a memory cycle takes 1μ s. If both operands are even aligned it takes 2μ s to fetch the two operation. If one is odd-aligned the time required is 3μ s. If both are odd-aligned the time required.