

NAME Fayyaz Ahmad

ID 13460

prog B.S Telecom


major Assignment for final
term -
Summer -

Subject Digital Logic Design -

Q1: Draw and explain the logic diagram for each of the following

A: A circuit for adding or subtracting two 4-bit numbers?


Ans:



For subtraction $M=1$. 1 is chosen because m act as the carry-in. Therefore, all bits of B will be inverted and 1 will be added to the LSB to find the 2's complement.


For addition, $m=0$. Therefore, carry-in set to zero as desired.

Q2: 4 bit active low decoder:





(2)

(c) Decimal to BCD encoder::




(d) Frequency divider (Use 3-J-K Flip-Flops and assume 16 KHz frequency of the initial wave-form?)

ANSWER:



$$\text{Frequency} = \frac{f}{2}$$




Q2: For the 4bit-input multiplexer, data input are given as:

$$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$$

Find the output y if the select inputs are given as:

(a) $S_0 = 1, S_1 = 0$

Ans:




The binary state of the data select input during each interval determines which data input is selected. Notice that the data selected.

(4)

(b) $S_0 = 0, S_1 = 1$

Ans





The select lines go through a binary sequence so that each successive input bit is routed to D_0, D_1, D_2 in sequence as shown by the output waveforms-

(c) $S_0 = 1, S_1 = 1$

Ans:


(5)

(3) Timing diagram in figure 01 shows inputs to a 9bit parity checker. Draw the Σ Even and Σ odd output for the even parity checking..



⑥

Q4: The waveforms in figure 02 are applied to the JK CLK, PRE and CLR inputs as indicated. Determine the Q output if the Flip-Flop is initially RESET.



①) At the first clock pulse, both J and K are high and because this is a toggle condition Q goes high


②) At clock pulse 2, a no change condition exists on the input, keeping Q at a high level

③) When clock pulse 3 occurs J is low resulting in a set condition Q goes high

④) A set condition still exists on J and K when clock pulse 5 occurs so Q will remain high.

6

Q4: The waveforms in figure 02 are applied to the J, K, CLK, \overline{PRE} and \overline{CLR} inputs as indicated. Determine the Q output if the Flip-Flop is initially RESET.



(1) At the first clock pulse, both J and K are high and because this is a toggle condition Q goes high

(2) At clock pulse 2, a no change condition exists on the input, keeping Q at a high level



(3) When clock pulse 3 occurs J is low resulting in a set condition Q goes high

(4) A set condition still exists on J and K when clock pulse 5 occurs so Q will remain high.

(7)

Q5: Use the the waveforms in a Figure 03 to draw the timing diagram For the parallel outputs (Q_1, Q_2, Q_3, Q_4) For the shift register Assume that register is initially Cleared.

Answer:



(b)

Q_0, Q_1, Q_2, Q_3

Q6:

Draw the logic diagram and timing diagram for the 4-stage synchronous binary counter. Verify that the waveforms of the Q outputs represent the proper binary numbers after each clock pulse:-

Answer:

