

Name

Page = 1

Uzair Ichan

ID

13909

Program

B-Tech (E)

Subject

VLSI

submitted

To: Sir - Zulqarnain

Assignment

Q1) Consider a resistive load inverter circuit with

$$V_{DD} = 5V, \quad k_n = 20 \mu A/V^2, \quad V_{T0} = 0.8V$$

$$R_L = 200 k (\text{ohm}), \quad W/L = 2$$

calculate the critical voltage V_{OL} , V_{OH} , V_{IL} , V_{IH} on the V_{TC} and find the noise margins of the ckt?

Solution -

$$(i) \Rightarrow V_{OH} = V_{DD}$$

$$\boxed{V_{OH} = 5V}$$

$$\Rightarrow (ii) V_{OL} = V_{DD} - V_T + \frac{1}{k_n R_L} - \sqrt{\left(\frac{V_{DD} - V_T + V_T}{k_n R_L} \right)^2 - \frac{2V_{DD}}{k_n R_L}}$$

$$\frac{-2V_{DD}}{k_n R_L}$$

$$\begin{aligned}
 F) \quad \text{But } k_n &= k_n' \frac{W}{L} \\
 &= 20 \times 10^{-6} \times 2 \\
 k_n &= 40 \times 10^{-6}
 \end{aligned}$$

$$\begin{aligned}
 V_{OL} &= \bar{5} - 0.8 + \frac{1}{40 \times 10^{-6} \times 200 \times 10^3} - \sqrt{5 - 0.8 + \frac{1}{40 \times 10^{-6} \times 200 \times 10^3}} \\
 &\quad - \frac{2 \times \bar{5}}{40 \times 10^{-6} \times 200 \times 10^3}
 \end{aligned}$$

$$V_{OL} = 4.325 - 2.174$$

$$V_{OL} = 2.151 \text{ V}$$

$$(ii) \quad V_{IL} = V_T + \frac{1}{40 \times 10^{-6} \times 200 \times 10^3}$$

$$V_{IL} = 0.925$$

$$\begin{aligned}
 (4) \Rightarrow V_{IH} &= V_T + \sqrt{\frac{8}{3} \frac{V_{DD}}{k_n R_L}} - \frac{1}{k_n R_L} \\
 &= 0.8 + \sqrt{\frac{8}{3} \times \frac{5}{40 \times 10^{-6} \times 200 \times 10^3}} - \frac{1}{40 \times 10^{-6} \times 200 \times 10^3}
 \end{aligned}$$

$$= 0.8 + 1.289 - 0.125 \rightarrow$$

$$= \boxed{V_{IH} = 1.96V}$$

Now Noise margin

$$\Rightarrow N_L = V_{IL} - V_{OL} \\ = 0.925 - 2.15$$

$$\boxed{N_L = -1.225}$$

$$\Rightarrow N_H = V_{OH} - V_{IH} \\ = 5 - 1.289$$

$$\boxed{N_H = 3.711}$$

Name


Pages

ujous ichan

Q2) Design a CMOS Logic Layout given the following function.

$$F = \overline{(AB + C)} B + D$$


Solution =>



Q(3) What is Mos inverter Also draw

The ckt diagram of mos inverter.

Ans=>



This configuration is complementary mos.

\Rightarrow Input connected to gate terminal of both the transistors that

operated directly with input voltages. Substrate of the NMOS

is connected to ground $\&$

substrate of PMOS is connected

to Power Supply V_{DD} .

Q(4) write a note on depletion

Load NMOS inverter

Ans: In integrated circuit depletion

Load NMOS is a form of

digital logic family. That use

for a single power supply

voltage. earlier NMOS logic

families that needed more

than one different power

supply voltage.

P.T.O.

⇒ Although manufacturing these integrated circuits required additional processing steps, elimination of extra power supply and then improved switching speed, made this logic family the preferred choice for many microprocessors and other logic elements. Some depletion load CMOS designs are still produced typically in parallel with newer counterparts.