

Fawad


13820

①

Q1 = Design an area effect layout diagram for CMOS logic:

$$F = AB + (C \cdot D)E$$

Ans = N = • series
+ parallel
P = • parallel
+ series



Fawad

13820


(2)

Q2:

Subsystem design consideration of four-bit adder.

Ans:

Now I want to design a subsystem design consideration of four-bit adder.





Fawad

13820

(9)

Q5
Ans:



Fawad

13820

⑧

Q4 Ans: Inverter have always

lower limit of power

depends on sum of NMOS

& V_{DD}

→ Logic Invert is implemented

→ Full swing output

→ faster switching speeds

Fawad

13820

⑥

Q3(B): Simple parity check code;

Ans: A parity check code

is the process that ensures accurate data transmission b/w node during communication

Ex:

⇒ Sequence
Even bit

0100010
1000000

⇒ Even parity
Bit

01000100
10000001

⇒ Odd parity
bit

01000101
10000000

⇒ ULSI design Trend

Fawad
13820

→ trend in design & manufacturing of very large scale integrated circuit shows towards smaller CMOS wafer dimension has become prevailing due to its high speed & packing coupled with low power.

→ Several trends processor, memory, I/O devices TN, Hardware & Software

Fawad

13820

④

Q₃

VLSI Issues & Design trends:

Ans: First of all I want to discuss about VLSI design issues;

⇒ Realize a given specification on silicon, optimizing the following

→ Area

→ Power dissipation

→ Speed

→ design time

→ testability

→ Optimization cannot be

done in one step

→ partition problem &

optimize

⇒

Fawad

13820

(3)

Design of 4bit adder;

Inputs			Outputs	
P_k	B_k	C_{k-1}	S_k	C_k
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

From table one form of equation

is :

sum :

$$S_k = H_k C_{k-1} + H_k C_{k-1}$$

Now carry :


$$C_k = A_k B_k + H_k C_{k-1}$$

where half sum :

$$H_k = A_k \oplus B_k + A_k B_k$$

Sender

Receiver



Unreliable transmission

Data word

Encoder

code word

Decoder

Data word

Accept

Discard

Syndrome

Generators

Parity Bit

checkers

Decision logic

Fawad

13820

(10)

S_2	S_1	S_0	output
0	0	0	J_0
0	0	1	J_1
0	1	0	J_2
0	1	1	J_3
1	0	0	J_4
1	0	1	J_5
1	1	0	J_6
1	1	1	J_7


4x1		
S_1	S_0	Y
0	0	J_0
0	1	J_1
1	0	J_2
1	1	J_3

2x1		
S_1	S_0	Y
0	0	J_0
0	1	J_1

Fawad

13820

(11)



Fawad

13820

(12)

⇒ 8x1 mux by VOL method

$$I_0 = \bar{s}_2 \bar{s}_1 \bar{s}_0$$

$$I_1 = \bar{s}_2 \bar{s}_1 s_0$$

$$I_2 = \bar{s}_2 s_1 \bar{s}_0$$

$$I_3 = \bar{s}_2 s_1 s_0$$

$$I_4 = s_2 \bar{s}_1 \bar{s}_0$$

$$I_5 = s_2 \bar{s}_1 s_0$$

$$I_6 = s_2 s_1 \bar{s}_0$$

$$I_7 = s_2 s_1 s_0$$