

Name : Mazhar Saleem
Ad 14455

Paper Computer Architecture

Semester 4th

Date 24-04-20

Submitted to Sir Amin

Q.1 - IBM zEnterprise EC12 core layout, explain

Function of each sub-area?

i) IFU:- (Instruction Fetch Unit)
IFU gets information from memory.

ii) IDU:- Instruction Decode Unit:-
The IDU is fed from the IFU buffers, and is responsible for the parsing and decoding of all z/Architecture operation codes.

iii) LSU:- (Load Store Unit)
The LSU contains the 76 KB L1 data cache and manages data traffic b/w the L2 data cache and the functional execution units. Responsible for handling all types of operand accesses.

iv) XU (Translation Unit):-
This Unit translates logical addresses from instructions into physical addresses.

in main memory. The XU also contains a translation lookaside buffer (TLB) used to speed up memory access.

v) FXU (Fixed-point Unit):-

The FXU executes fixed-point arithmetic operations.

vi) BFU (Binary Floating-point Unit):-

The BFU handles all binary and hexa-decimal floating point operations as well as fixed-point multiplication operations.

vii) DFU (decimal Floating point Unit):-

The DFU handles both fixed point and floating point operations on numbers that are stored as decimal digits.

viii) RU (Recovery-Unit):-

The RU keeps a copy of the complete state of the system that include all registers, collects hardware fault signals, and manages the hardware recovery actions.

x) cop (dedicated-co processor)

The Cop is responsible for data compression and encryption functions for each core.

xi) I-cache:

This is a 64-KB L1 instruction cache, allowing the GFU

3

to prefetch instructions before they are needed.

L2-control:-

This is the control logic that manages the traffic through the two L2 caches.

Data-L2:-

A 1-MB L2 data cache for all memory traffic other than instructions.

Instr-L2:-

A 1-MB L2 instruction cache.

(4)

Q2 Discuss the IAS operation?

Ans Operations:-

Explain these operations with reference to fig 1.6.

Memory buffer register (MBR):-

Contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit.

The IAS operates by respectively performing an instruction cycle. Each instruction cycle consists of two subcycles.

Fetch cycle:-

The opcode of next instruction is loaded into the IR and the address portion is loaded into the MAR. This instruction may be taken from the IBR or it can be obtained from memory by loading a word into the MBR and then down to the IBR, IR and MAR.

Execute cycle:-

The control circuitry interprets the opcode & executes the instructions by sending out the appropriate control signals to cause data to be moved or an operation to be formed by the ALU.

3 What is embedded system? List daily life examples of it,

The term embedded system refers to the use of electronics and software within a product, as opposed to a general-purpose computer such as a laptop or desktop system.

Daily life examples are:-

cell phones

Digital camera

video camera

calculator

Microwave ovens

Home security system

Washing machine

Lighting system

Thermostats

Printers

Various automotive systems.

tennis rackets

toothbrushes

automated systems.

6

D

Q1 part D

Ans

Different desktop applications that require the great power of contemporary microprocessor based system are:

Image processing.

Three dimensional rendering.

Speech recognition

Video conferencing.

Multimedia authoring

Voice and video annotation of files.

Simulation modeling.

E

Q1 part E

Ans

Pipelining:

Pipelining enables a processor to work simultaneously on multiple instructions by performing a different phase for each of the multiple instructions at the same time.

Branch prediction:

Branch prediction potentially

(7)

increases the amount of work available for the processor to execute.

~~Branch~~ prediction. Superscalar execution:

This is the ability to issue more than one instruction in every processor clock cycle. In effect, multiple parallel pipelines are used. Data flow analysis.

The processor analyzes which instructions are dependant on each other's results or data to create an optimized schedule of instructions.

Speculative execution:

This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

(F) Q, part F

power:

As the density of logic and the clock speed on a chip increase, so the power density increases and also dissipated the heat.

RC delay:

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires connecting them; specifically, delay increases as the RC product increases.

Memory latency:

Memory access speed (latency) and transfer speed (throughput) lag processor speed.

Q1 port (1)

The speed up using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows:

$$\text{Speed up} = \frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$$
$$= \frac{T(1-f) + TF}{T(1-f) + Tf/N} = \frac{1-f}{1-f + f/N}$$

Q1

Q1

part H

Multicore:

* The Use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.

* Strategy is to use two simpler processors on the chip rather than one more complex processor.

* With two processors larger caches are justified.

* As caches became larger it made performance sense to create two and then three levels of cache on a chip.

MIC:

Leap in performance as well as the challenges in developing software to exploit such a larger number of cores.

The multicore and MIC strategy involves a homogeneous collection of general purpose processors on a single chip.

GPUs:-

- * Core designed to perform parallel operations on graphics data.
- * Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video.
- * Used as vector processors for a variety of applications that require repetitive computations.

Q1 Q1 part I

Q1 protocol layer:

In this layer, the packet is defined as the unit of transfer, one key function performed at this level is a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

(7)

Q1 part J

Physical and logical Architecture of PCIe:
* A root complex device, also referred to as a chipset or a host bridge connects the processor, and memory subsystem to the PCIe express

Switch Fabric comprising one or more PCIe and PCIe switch devices.

* PCIe links from the chipset attach to the following kinds of devices that implement PCIe.

* Switch: The switch manages multiple PCIe streams.

* PCIe endpoint: An I/O device or controller that implements PCIe such as a Gigabit ethernet switch, a graphics or video controller, disk interface, or a communications controller.

* Legacy endpoint: Legacy endpoint category is intended for existing design that have been migrated to PCIe Express, and it allow legacy behaviors such as use of I/O space and locked transactions.

* PCI bridge: Allow older PCI devices to be connected to PCIe-based systems.

Q: Write note on the following:

A: Main structural components of computer?
 Ans: There are four main structural components:

1. Central processing unit (CPU): controls the operation of the computer and performs its data processing functions. Often simply referred to as processor.

2. Main memory: Stores data

3. I/O: Moves data b/w the computer and its external environment

4. System interconnection:

Some mechanism that provides for communication among CPU, main memory and I/O.

B:- Key characteristics of a planned computer family?

* similar or identical instr set: In some cases, the lower end of the family has an instruction set that is a subset of that of the top end of the family, this means that program can move up but not down.

Similar or identical O.S.: The same basic O.S. is available for all family members.

Increasing speed: The rate of instructions execution increase in going from lower to higher family members.

Increasing no of I/O ports: The number of I/O ports increase in going from lower to higher family members.

Increasing memory size: The size of main memory increases in going from lower to higher family members.

* Increasing cost: At a given point in time, the cost of a system increases in going from lower to higher family members.

C Stored program computer?

A fundamental design approach first implemented in the AAS computer is known as the stored program concept. This idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in a 1945 proposal by von Neumann for a new

computer, The EDVAC (Electronic discrete variable computer)

An 1946, von Neumann and his colleagues began the design of a new stored-program computer, referred to as the IAS computer at the Princeton Institute for Advanced Studies

It consist of:

- * main memory: which stores both data and instructions.
- * ALU :- capable of operation on binary data.

D Moore's law?

The famous Moore's law which was propounded by Gordon Moore, co founder of Intel in 1965 [Moore 65]. Moore observed that the number of transistors that could be put on a single chip was doubling every year.

The pace slowed to a doubling year 18 months in the 1970s but has sustained that rate ever since.

The consequences of Moore's law are profound:

1. The cost of computer logic and memory circuitry has fallen at a dramatic rate.
2. Because logic and memory elements are placed closer together on more densely packed chips the electrical path length is shortened increasing operating speed.
3. The computer becomes smaller, making it more convenient to place in a variety of environments.
4. There is a reduction in power requirements.
5. With more circuitry on each chip there are fewer interchip connections.

E Instruction cycle state diagram:
The states in instruction cycle can be described as follows:

Instruction address calculation: Determine the address of the next instruction to be executed. Usually, this involves adding a fixed number to the address of the previous instruction

2

Instruction Fetch (IF): Read instruction from its memory location into the processor. (cod):

Instruction operation decoding Analyze instruction to determine type of operation to be performed and operands to be used.

Operand address calculation: If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.

Operand Fetch (OF) Fetch the operand from memory or read it in from I/O

Data operation: perform the operation indicated in the instruction

Operand Store (OS) Write the result into memory or out to I/O.

F

Class interrupts?

It is generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine

instruction, or reference outside a User's allowed memory space.

It is generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.

It is generated by an I/O controller, to signal normal completion of an operation request service from the processor, or to signal a variety of error conditions.

It is generated by a failure such as power failure or memory parity error.

Q1. Bus interconnection scheme?

The most common computer interconnections structures are based on the use of one or more system buses.

A system bus consists, typically of from about fifty to hundreds of separate lines. The lines can be classified into 3 functional groups.

a) Data lines:

The ~~data~~ lines provide a path for moving data among system modules, these lines collectively are called the data bus.

b) Address lines

The address lines are used to designate the source or destination of the data on the data bus.

The width of the address bus determines the maximum possible memory capacity of the system.

Control lines:

The control lines are used to control the access to and the use of the data and address lines. Because the data and address lines are shared by all components, there must be a means of controlling their use.

Typically control lines include:

- Memory write, memory read, I/O write.

Q3 Differentiate each of the following

A Computer organization and Architecture?

	Computer Architecture	Comp. Organization
①	Computer Architecture is concerned with the way hardware components are connected together to form a computer system.	Computer organization is concerned with the structure and behavior of a computer system as seen by the user.
②	It acts as the interface b/w hardware and software.	It deals with the components of a connection in a system.
③	While designing a comp. Arch is considered first CA deals with high level design <small>issue</small>	An organization is done on the basis of Architecture CO deals with low level design issues

Q4 RISC and CISC

Basis for comp comparison	RISC	CISC
Emphasis on	Software	Hardware
Includes	Single clock	Multi-clock
Instruction ^{set} size	Small	Large
Instr format	Fixed 32 bit	Varying formats (16-64)
clock rate	50-150 MHz	33-50 MHz
cpu control	Hardwired without control memory	Microcoded using control memory (ROM)

C

* Microprocessors or Microcontrollers
 * Microprocessors is an IC which has only the CPU inside them i.e. Only the processing powers such as intel pentium 1, 2, 3, 4 core 2 etc.
 * Micro controller has a CPU, in addition with a fixed amount of RAM, ROM and other peripherals all embedded on a single chip.

	Cortex A	Cortex B	Cortex M
①	Application processors	Real time processors	Micro-controllers
②	High performance and efficiency	High performance	low-performance
③	Applications mobile, tablet	Applications - medical devices car system	Application robotic system
④	It is connected to large amount of memory	-	It is connected to less memory.
⑤	Runs at high clock frequency	It turns on high clock frequency	It runs at clock speed

E Q3 part E

Ans In the interrupt cycle, the processor checks to see if any interrupts have occurred, indicated by the presence of an interrupt signal.

* If noninterrupts are pending the processor proceeds to the Fetch cycle and fetches the next instruction of the current program.

F Q3 part F

A disabled interrupt simply means that the processor can and will ignore that interrupt request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupts.

A nested is to allow an interrupt of higher priority

to cause a lower priority interrupt handler to be itself interrupted. A User program begins at $t = 0$. At $t = 10$, a printer interrupt occurs. User information is placed on the system stack and execution continues after the printer interrupt service routine. While this routine is still executing at $t = 15$, a communication interrupt occurs.

Q3 :- part C7

programming in hardware:

The program is in the form of Hardware and is termed a hardware program.

Suppose we construct a general purpose configuration of arithmetic and logic functions. This set of Hardware will perform various function on data depending on control signals applied to the hardware. In the original case of customized hardware, the system accepts data produces results.

prog in software.

The new method of programming which is a sequence of codes or instruction is called software programming. In this programming, is much easier, all we need to do is provide a new sequence of code, Each code is in effect, an instruction, and part of the hardware interprets each instruction and generates control signals.

(4)

Solve each of the following:

Ans

Contents are divided up into two 5 bit instructions LH and RH

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is in the hexadecimal form you have to convert the numbers to binary form (use the IAS instruction set).

LH instructions:

01 = 00000001 = Load M(X)

M(X) refers to the memory address location OFA.

The first 5 bits of O8A should read - LOAD M(OFA).

RH instructions:

01 = 00100001 = STOR M(X)

M(X) refers to the memory address location OFB

The second 5 bits of O8A should read - STOR M(OFB)

Finally the assembly language code for O8A 010FA210FB is
LOAD M(OFA)
STOR M(OFB)

2 Here is a simple way to understand this problem:

contents are divided up into two 5 bit instruction LH and RH

LH instruction = 010FA

opcode = 01
address = OFA

RH instruction = 0F08D

opcode = 0F
address = 08D

Since this is in hexadecimal form you have to convert the numbers to binary form: (use 4AS instr set)

LH instruction:

01 = 00000001 = LOAD M(x)

M(x) refers to the memory address location OFA.

The first 5 bits of 08B should read - LOAD M(OFA)

RH instruction:

0F = 00001111 = JUMP + M(x, 0:19)

refers to the memory address location 08D.

The second 5 bits of 08B should read - JUMP + M(08D, 0:19)

Finally the assembly language code for 08B 010FA 0F08D is

LOAD M(OFA)

JUMP + M(08D, 0:19)

3

contents are divided up into two 5 bit instructions LH and RH

LH instruction = 020FA

opcode = 02

address = OFA

RH instruction = 210FB

opcode = 21

address = 0FB

Convert hexadecimal to binary form.

LH instructions:

$O2 = 00000010 = \text{LOAD} - M(x)$

$M(x)$ refers to the memory address location OFA .

The first 5 bits of $O8C$ should read - $\text{LOAD} - M(OFA)$

RH instructions:

$O1 = 00100001 = \text{STOR} M(x)$

$M(x)$ refers to the memory address location OFB .

The second 5 bits of $O8C$ should read - $\text{STOR} M(OFB)$

Finally the assembly language code for $O8C$ $O2OFA21OFB$ is

$\text{LOAD} - M(OFA)$

$\text{STOR} M(OFB)$

↳ Explain what it does?

① In $O8A$ address, the $M(OFA)$ transfer to the accumulator and transfer contents of accumulator to memory location OFB .

② In $O8B$ address the $M(OFA)$ transfer to the accumulator and take next instruction from left half of $M(O8D)$.

3. In OBC address the $-M(OFA)$ transfer to the accumulator and transfer contents of accumulator to memory location OFB.

Q4B part B Q4

a. opcode = 00000001

operand = 00000000010

b. In the beginning, the CPU have to fetch the instruction from the memory, then the instruction will include the address of the data which is required to load. through the execution time the memory will be accessed in that time to load the data contents which is located at that address for a total of two trips to memory.

Q4 C

Effective CPI:

$$CPI = (1 * 46000) + (2 * 33000) + (2 * 16000) + (2 * 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate:

$$\text{MIPS rate} = 60 \text{ MHz} / 1620 * 10^6$$

$$\text{MIPS rate} = 60 * 10^6 / 1620 * 10^6$$

$$\text{MIPS rate} = 60 / 1620$$

$$\text{MIPS rate} = 0.037$$

Execution Time:

$$T = 10 / (0.037 * 10^6)$$

$$T = 104000 / (0.037 * 10^6)$$

$$T = 104000 / 37 * 10^3$$

$$T = \del{22} 2811 * 10^{-3}$$

$$T = 2.811 \text{ Sec}$$

Q4

29

part D :-

A. Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore, the following table is given:

Instruction type	cpi	Instruction Mix
Arithmetic and logic	1	60%
Load/store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	12	10%

The average CPI = $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$ Therefore, The CPI has been increased since the time for memory access is also increased.

b MIPS = $400 / 2.64 = 152$. There is a corresponding drop in the MIPS rate.

c. The Speedup Factor equals to the ratio of the execution times. The execution time is calculated as the following: $T = IC / (C \text{ MIPS} * 10^6)$
For the one processor, $T_1 = (2 * 10^6) / (178 * 10^6) = 11 \text{ ms}$.

For the 8 processors, each processor executes $1/8$ of the 2 million instructions plus the 25,000

$$T_8 = 2 * 10^6 \div 8 + 0.025 * 10^6 / 152 * 10^6$$

$$T_8 = 1.8 \text{ ms}$$

Therefore we have

Speedup = Time to execute program on a single processor /

Time to execute program on N parallel processors

$$\text{Speedup} = 11 / 1.8$$

$$\text{Speedup} = 6.11$$

d. BY depending on the information given, it is not obvious how to quantify this effect in Amdahl's equation. Therefore, if it is supposed that the fraction of code, which is parallelizable, is $F = 1$, then Amdahl's law decreases to

$$\text{Speedup} = N = 8.$$

Therefore, the actual Speedup is only about 75% of the Theoretical Speedup.

Q4 part E

1. a. The PC contains 300, the address of the first instruction. This value is loaded into the MAR.b. The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR and the PC is incremented. These two steps can be done in parallel.c. The value in the MBR is loaded into the IR.
2. a. The address portion of the IR (940) is loaded into the MAR.b. The value in location 940 is loaded into the MBR.c. The value in the MBR is loaded into the AC.
3. a. The value in the PC (301) is loaded into the MAR.b. The value in location 301 (which is the instruction with the value 5941) is loaded into the MBR, and the PC is incremented.c. The value in the MBR is loaded into the IR.
d. The address portion of the IR (941) is loaded into the MAR

b. the value in location ~~302~~⁹⁴¹ (which is loaded into the MBR.

c. the old value of the AC and the value of location MBR are added and the result is stored in the AC.

5) a. The value in the PC (302) is loaded into the MAR. b. The value in location 302 (which is the instruction with the value 2941) is loaded into the MBR, and the PC is incremented. c. the value in the MBR is loaded into the IR.

6) a. The address portion of the IR (941) is loaded into the MAR.

b. the value in the AC is loaded into the MBR. c. the value in the MBR is stored in location 941.

Q4

F :-

a. $2^{24} = 16 \text{ M/Bytes}$

b. (1) If the local address bus is 32 bits, the whole address can be transferred at once and decoded in memory. However because the data bus is only 16 bit instruction or operand.

(2) The 16 bits of the address placed on the address bus can't access the whole memory.

Thus a more complex memory interface control is needed to take the first part of the address and then the second part.

c. The program counter must be at least 24 bits. typically a 32-bit microprocessor will have a 32-bit external address bus and a 32-bit program counter, unless on chip segment registers are used that may work with a smaller program counter. If the instruction register is to contain the whole instruction it will have to be 32-bits long; If it will contain only the op code (called the op code register then it will have to be 8 bits long.

Q4

Part (c):-

34

A bus cycle takes $0.25 \mu\text{s}$
So a memory cycle takes
 $1 \mu\text{s}$ if both operands are
even aligned. It takes $2 \mu\text{s}$ to
fetch the two operands. If
one is odd aligned the
time required is $3 \mu\text{s}$, If
both are odd aligned the
time required is $4 \mu\text{s}$.