

①

Assignment No: #2

Computer Architecture

Name: Awaiz Ghaffar

Dep: BScs

Semester 4th

ID # 15269

Teacher: FY. Amin

Q: Give answer to each of the following:

A/ Discuss diff develop applications that require the great power of contemporary microprocessor based system?

Ans) Based system are

✓ image processing

✓ three dimensional rendering

✓ speech recognition

video conferencing

multi media authoring

Voice and video annotation of

files

Simulation modeling

(2)

3 Discuss the techniques used
processor to increase speed?

The technique used in contemporary
processors to increase speed are
following.

* Pipelining :

Pipelining enables a processor
to work simultaneously on
multiple instruction at the same time.

* Branch Prediction :

Branch Prediction potentially increases
the amount of work available
for the processor to execute.

* Speculative execution :

This enables the processor to
keep its execution engines as busy
as possible by executing
instruction that are likely to
be needed.

* Superscalar execution :

This is the ability to execute
that one instruction in every
processor clock cycle, in effect
multiple parallel pipelines are used.

C1 Discuss the Problems created due to increase in clock speed and logic density of the processor?

And Discuss the Problem created due to increase in clock speed and logic density of processor are.
in Power.

As the density of logic and the clock speed on a chip increase, so the power density increases and also dissipated the heat.

RC Delay is

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wire connecting specifically, delay increases as the RC product increases.

Memory latency is

Memory access speed and transfer processor speeds.
speed lag

④

D/ Discuss the speed up of a program using multiple processors compared to a single processor using Amdahl's law.

The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows.

$$\text{speedup} = \frac{\text{time to execute program on a single processor}}{\text{time to execute program on } N \text{ parallel processors}}$$
$$= \frac{T(1-f) + T_f}{T(1-f) + T_f/N} = \frac{1-f}{1-f/N} + \frac{f}{1-f/N}$$

Discuss the multi-core MIC and GPGPU in detail?

The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.

Strategy is to use two simpler processors on the chip rather than one more complex processor.

with two processors larger caches are justified.

(5)

As Caches become larger it made performance seem to create two and then three levels of cache on a chip.

DLIC

Leap in performance as well as the challenges in developing software to exploit such as a large number of cores.

The multiple and involves a homogenous collection of general purpose processors on a single chip.

GPU's

Core designed to perform parallel operation on graphics data

Traditionally found on a plug in graphics card. it is used to encode and render 2D

and 3D graphics as well as process video.

used as vector processor for a variety of applications that require repetitive computations.

6

2 Solve each of the following:

A. A benchmark program is run on a 60 MHz processor. The execute program consists of 106,000 instruction execution with the instructions mix and clock cycle count given below

Determine

Instruction type	instruction count	cycle per
Integer arithmetic	46000	1
Date transfer	33000	2
Floating Point	16000	2
Control transfer	9000	2

Ans.

Effective CPI:

$$CPI = (1 \times 46000) + (2 \times 33000) + (2 \times 16000) + 2 \times 9000 / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

mips Rate.

$$mips \text{ rate} = 60 \text{ MHz} / 1620 \times 10^6$$

$$mips \text{ rate} = 60 \times 10^6 / 1620 \times 10^6$$

$$mips \text{ rate} = 60 / 1620$$

Execution time.

$$T = 1c / (mips \times 10^6)$$

(7)

$$T = 104000 / 0.037 \times 10^6$$

$$T = 104000 / 37 \times 10^3$$

$$T = 2811 \times 10^3$$

$$T = 2.811 \text{ Sec}$$

B. Consider two different machines with two different instructions both of which have a clock rate of 200 MHz.

Instruction type	Instruction count	Cycles per
Machine A	8	1
Arithmetic and Logic	4	3
Load and store	2	4
Branch, Others	4	3

machine A

Arithmetic and Logic	10	1
Load and store	8	2
Branch	2	4
Others	4	3

Determine the effective CPI, MIPS and execution time for each machine.

Ans.

For machine A.

(3)

$$CPI = (1 \times 8 + 3 \times 4 + 4 \times 2 + 3 \times 4) \times 10^6 / (8 + 4 + 2 + 4) \times 10^6$$

$$CPI = 40 \times 10^6 / 18 \times 10^6$$

$$CPI = 2.22$$

$$\text{mips rate} = 200 \text{ MHz} / 2.22 \times 10^6$$

$$\text{mips rate} = 200 \times 10^6 / 2.22 \times 10^6$$

$$\text{mips rate} = 90$$

$$\text{mips rate} = 200 \text{ MHz} / 2.22 \times 10^6$$

$$\text{mips rate} \propto 200 \times 10^6 / 2.22 \times 10^6$$

$$T = 1c / \text{mips} \times 10^6$$

$$T = 18 \times 10^6 / 90 \times 10^6$$

$$T = 0.2 \text{ Sec}$$

For machine B

$$CPI = (1 \times 10 + 2 \times 8 + 4 \times 2 + 3 \times 4) \times 10^6 / (10 + 8 + 2 + 4) \times 10^6$$

$$CPI = 64 / 24$$

$$CPI = 1.92$$

$$CPI = 1.92$$

$$\text{mips rate} = 200 \text{ MHz} / 1.92 \times 10^6$$

$$\text{mips rate} = 200 \times 10^6 / 1.92 \times 10^6$$

$$\text{mips rate} = 104$$

$$T = 1c / \text{mips} \times 10^6$$

$$T = 24 \times 10^6 / 104 \times 10^6$$

$$T = 0.23 \text{ Sec}$$

(9)

c) Early example of CISC and RISC designs are the VAX 11/780 and the IBM R5/6000 respectively using a typical benchmark program.

Processor	Clock Frequency	Performance	CPI
VAX 11/780	5	1	120
IBM R5/6000	25	18	1

Q. What are relative size of the instruction count of the machine code for this benchmark?

The MIPS rate could be computed as following

$$\text{MIPS rate} = IC / T \times 10^6$$

$$IC \text{ MIPS rate} \times T \times 10^6$$

Now by computing the ratio of instruction count of the IBM

$$18 \times 1 \times 10^6 / 1 \times 120 \times 10^6$$

$$= 18 / 120$$

$$= 1.5$$

b) What are CPI values for the two machines

Ans/ Regarding to the VAX 11/780 the CPI

$$5 \text{ MHz} (1 \times 10^6) = 5 \times 10^6 / 1 \times 10^6$$

$$= 1 / 1 = 5$$

$$= 25 / 18 = 1.4$$

D.

- a) Determine the average CPI
- b) Determine the corresponding MIPS rate
- c) Calculate the speedup factor
- d) Compare the actual speedup factor with the theoretical speedup factor determined by the Amdahl's law

Ans. Since we have the same instruction mix, that means the additional instruction for each type could be allocated appropriately between the instruction types.

Therefore the following table be

Instruction type	CPI	Instruction mix
Arithmetic and Logic	1	60%
Load	2	18%
Branch	4	10%
Memory reference	12	

with cache miss

The average CPI = $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.01) = 6.4$. Therefore the CPI has been increased

(11)

Since the time for memory access is also increased

b) mips. $400/2.64 = 152$. There is a corresponding drop in the mips rate.

c) The speed up factor equals to the ratio of the execution times. The execution time is calculated as following.

For the one processor $T_1 = (2 \times 10^6) / (178 \times 10^6) = 11 \text{ ms}$.

For the 8 processor each processor executes $1/8$ of the 2 million plus the $25/1000$

$$T_8 = 2 \times 10^6 / 8 + 0.025 \times 10^6 / 152 \times 10^6$$

$$T_8 = 1.8 \text{ ms}$$

Therefore we have speed up Time to execute program on a single processor.

Time to execute program on N parallel processor.

$$\text{speed} = 11 / 1.8$$

(12)

Speed up = 6.11

d) By depending to the give information given it is not obvious how to quantify this effect in Amdel's equation.

Therefore it is supposed that the fraction of code which is parallelizable is $f = 1$. Then

Amdel's law address to speedup $= N = 8$. Therefore the actual

speed up is only about 75% of the theoretical

speed up
