

①

Assignment NO 1

Computer Architecture

Name: Awaiz Ghaffar

ID # 15269

Semester (Cs 4th)

Teacher, Mr. Amin.

(Q. no: 1)

Give answer to each of the following ?

(A)

What are the main function of Computer ?

1) Data Processing:

Data may take a wide variety of forms and the range of processing requirement is broad.

2) Data storage:

The computer performs a long term data storage function. Files of data are stored on the computer for subsequent retrieval and update.

(2)

3- Data movement:

When data are moved over long distances to or from a remote device the process is known as data communication.

4- Control:

Within a computer a control unit manages the computer resources and orchestrates the performance of its functional parts in response to instructions.

B. Briefly explain the function of each sub-area?

Ans. ISU:

Determines the sequence of in which instruction are executed in what is referred to as a supercalar architecture.

IFU: Logic for fetching instruction.

IDU:

The IDU is fed from the IFU buffers and responsible for the parsing and decoding of all 2/ architecture operation codes.

LSU: It is responsible for handling all types of operand access of all

(3)

all lengths, modes and formats
as defined in the γ -architecture

XU is

The unit translates logical addresses
from instruction into physical addresses
in main memory.

It contains TLB used to speed up
memory access.

FXU is: The FXU executes fixed-
point arithmetic operation.

BFU is

The BFU handles all binary
and hexadecimal floating point
operation as well as fixed point
multiplication operation.

DFU is

The DFU handles both fixed
point and floating point operation
on numbers that are stored as
decimal signals.

RU is

The RU keeps a copy of the
complete state of the system
that includes all registers, collects
hardware fault signals.

(4)

Cop:

The Cop is responsible for data compression and encryption function for each Core.

L1 Cache:

This is 64-KB L1 instruction cache allowing the IFU to prefetch instruction before they are needed.

L2 Control:

This is the control logic that manages the traffic through the two L2 Caches.

Inst L2:

A 1-MB L2 instruction cache.

Data L2:

A 1-MB data cache for all memory traffic other than.

C:

Discuss the IAS operation using flow chart in Fig 02.

Ans: The IAS operates by repeatedly performing an instruction cycle. Each instruction cycle consists of two sub-cycles.

(5)

Fetch cycle is

The opcode of next instruction is loaded into the IR and the address portion is loaded into the MAR. This instruction may be taken from the IBR, or it can be obtained from memory by loading a word into the MBR and then down the IBR and MAR and IR.

Execute Cycle is

The control circuitry interprets the opcode & executes the instruction by sending out the loaded out the appropriate control signal to cause data to be moved or an operation to be performed by the ALU.

D- For each of the following examples, determine whether this is an embedded system, explaining why or why not.

2. Are programs that understand physics and hardware embedded?

(6)

e.g. one that uses finite element methods to predict fluid flow over airplane wings?

Ans: No. These programs are not considered to be embedded because they are not an integral component of a larger system.

b) Is the internal microprocessor controlling a disk drive an example of an embedded system?
Regardless of the disk drive is used for. The software within the disk drive controls the HDD hardware and is hard real time as well.

c) I/O drives control hardware, so does the presence of an I/O drive imply that the computer executing the driver is embedded?

Ans: No. Input/output devices do not represent the embedded system.

d) Is a PDA an embedded system?

Yes. PDA is an embedded system because it's a just like a personal computer.

e) is the microprocessor controlling a cell phone an embedded system?

Ans) Yes. The firmware on the cell phone is controlling the radio hardware.

f) Are the computers in big phased-array radar considered embedded? These radars are 10-story building with one to three 100-foot diameter radiating patches on the sloped sides of the building?

Ans) Yes, these computers were generally some of the most powerful available when the system was built. One located in large computer room occupying almost one whole floor of a building and may be hundreds of miles away from the radar hardware. However, the software running on the computers controls the radar hardware therefore the computers are an integral component of a large system.

(3)

g) Is a traditional flight management system (FMS) built into an airplane cockpit considered embedded?

if the FMS is not connected to the avionics and is used only for flight computerization a function recently performed on a laptop then the FMS is clearly not embedded.

h) Are the computer in a hardware in the loop (HIL) simulator embedded?

Yes, both in the simulator and in the thing being tested in the HIL simulator.

Hardware is being controlled on both sides.

i) Is the computer controlling a pacemaker in a person's chest an embedded computer?

Yes in this case of the system is the combination of the pacemaker and the person's heart.

(9)

1) Is the computer controlling fuel injection in an automobile engine embedded? Yes it is part of a large system the engine and it is directly monitoring and controlling the engine through special hardware.

Q. no: 2. Write a note on each of the following?

A) main structural components of a computer?

1) There are four main components

CPU:

Controls the operation of the computer and performs all data processing functions; often simply referred to as a processor

Main memory

Stores data

I/O: Moves data between the computer and its external environment

4. System interconnections:

Some mechanism that provides for communication among

CPU, main memory and I/O

8 Key characteristics of of planned computer family:

1) It follows

- Smaller or identical instruction set.

In some cases, the lower end of the family has an instruction set that is subset of that of the top end of the family, this means that programs can move up but not down.

* Similar :

The same basic operating system is available for all family members.

* Increasing speed.

The rate instruction execution increases in going from lower to higher family members.

* Increasing number I/O ports.

The number of I/O ports increases in going from lower to higher family members.

* Increasing memory size:

The size of main memory increases in going from lower to higher family members.

Increasing Cost:

At a given point in time, the cost of a system increases in going from lower to higher family members.

C/ Stored Program Computer:

A fundamental design approach first implemented in the IAS Computer is known as the stored program concept. The idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in a 1945 proposal by von Neumann for a new computer the EDVAC. In 1946, von

Neumann and his colleagues began the design of a new stored program computer, referred to as the IAS computer at the Princeton

institute for advanced studies.

It consists of

A main memory which stores both data and instruction

An ALU capable of operating on binary data.

D/ Moore's Law

The famous Moore's law which was propounded by Gordon Moore, transistor of intel in 1995, Moore observed that the number of transistor that could be put on a single chip was doubling every year.

The consequences of Moore's law are profound.

1. The cost of computer logic and memory circuitry has fallen at dramatic rate.

- Because logic and dramatic rate.

- The cost of computer logic and memory circuitry has fallen at a dramatic rate.

- The computer becomes smaller making it more convenient to place in a variety of environment there is a reduction in power requirements.

- With more circuitry on each chip, there are fewer inter-chip connections.

Q-3 Differentiate each of the following?

A) A computer organization and computer architecture?

Computer architecture refers to those attributes of a system visible to a programmer or, put another way, those attributes that have a direct impact on the logical execution of a program. A term that is often used interchangeably with computer architecture is instruction set architecture.

* Computer organization;

Refers to the operational units and their interconnection that realize the architecture specification.

example of architectural attributes include the instruction set the number of bits, used to represent various data types.

e.g / number characters.

I/O mechanism and techniques for addressing memory.

(10)

B1 Risc and Cisc

Risc : Cisc.

The current x86 offerings represent the results of decades design effort on Cisc. The x86 incorporates the sophisticated design principles once found only on mainframes and supercomputer and serves as an excellent example of Cisc design.

Risc :

The ARM architecture is used a wide variety of embedded system and is one of the most powerful and best designed Risc - based system on the market. In this section and the next, we provide a brief overview of these two systems.

4/ Microprocessor and microcontroller

Microprocessor :-

This chips include register, an ALU and some sort of control unit or instruction processing logic. As transistor density increased it became possible to increase the complexity of the instruction set architecture and ultimately to add memory and more than one processor.

* A microcontroller :-

It is a single chip that contains the processor, non-volatile memory for the program (ROM), volatile memory of input and output, a clock and an I/O control unit. The processor portion of the microcontroller has a much lower silicon area than other microprocessors and much higher energy efficiency.

(16)

D1 Cortex-A Cortex-R and Cortex-M
The Cortex-A and Cortex-A50
are application processors intended
for mobile devices such as
smartphones and e-book readers
as well as consumer devices
such as digital TV and
home gateways. These processors
run at a higher clock
frequency and support a
memory management unit (MMU)
Cortex-R

This is designed to support
real time applications in which
the timing events needs to be
controlled with rapid response
to events. They can run
at a fairly high clock
frequency and have very low
response latency.

Cortex-M series processors have
been developed primarily for
the microcontroller domain where
the need for fast.

(17)

highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible Power Consumption.

←—————→
Q:4 Give Solution of the cache?

* Address Contents

1- 08A 010FA210FB

2- 08B 010F A0F081D

3- 08C 020FA210FB

Q Show the assembly language code for the Program starting at address 08A.

Ans. 1- Here is a simple way to understand this problem.

Contents are divided up into two

5 bit instruction LH and RH.

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = R1

address = 0FB.

(18)

Since this is in hexadecimal form you have to convert the number to binary form.

LH instruction

01 = 00000001 = LOAD(m(n))

m(n) refers to the memory address location of FA

The first 5 bits of 08A should read LOAD(m(0FA))

The second 5 bits

RH instruction 00100001 = STORE(m(n))

m(n) refer to the memory address location of FB.

Finally the assembly language code for 08A 010FA 210FB is

LOAD m(0FA)

STORE(m(0FB))

Here is a simple way to understand this problems.

Contents are divided up into two

5 bit instruction LH and RH

LH instruction = 010FA

opcode = 01

address = 0FA.

(19)

RH instruction = 0F08D

opcode = 0F

address = 08D

Since this is an hexadecimal form from you have to convert the number to binary form.

LH instruction

01 = 00000001 = LOAD M(X)

m(x) refers the memory address location 0FA

The first 5 bits of 08B should read LOAD M(0FA)

RH instruction

0F = 00001111 = Jump + M(X, 0:18) refers to the memory address location 08D

The second 5 bit of 08B should read - Jump + (m(08D, 0:18))

Finally the assembly language

code for 08B 010FA0F08D is

LOAD M(0FA)

Jump + (m(08D, 0:18))

Here is simple way to understand this problem

contents are divided up into two 5

(20)

5 bits LH and RH.

LH instruction O2FA.

opcode = 21

address OFB.

Since this hexadecimal from you have to convert the number to binary form. LH instruction.

$02 = 00000010 = \text{LOAD} - M(x)$

$m(x)$ refers to the memory address location OFA.

The first 5 bits of OBC should read - STORE $M(\text{OFB})$

Finally the assembly language code for OBC O2FA21OFB is

LOAD $m(\text{OFA})$

STORE $m(\text{OFB})$

2) Explain what this Program does?

1- In OBA operation transfer to the accumulator and transfer contents of accumulator to memory. location OFB.

In OBC address - $m(\text{OFA})$ transfer to the accumulator and transfer contents of accumulator to memory location OFB.

END