**Assignment No 4**

**Name Ali Raza**

**id no 14989**

**deprt BS(CS) 4th**

**date 12/06/2020**

**(1) What is the general relationship among access time, memory cost, As access time becomes faster, the cost per bit increases. As memory size increases,** **and capacity?**

the cost per bit is smaller. Also, with greater capacity, the access time becomes slower.

**(2) Discuss different Memory access methods in detail.**

Another distinction among memory types is the **method of accessing** units of

data. These include the following:

• **Sequential access**: Memory is organized into units of data, called records.

Access must be made in a specific linear sequence. Stored addressing information

is used to separate records and assist in the retrieval process. A shared

read–write mechanism is used, and this must be moved from its current location

to the desired location, passing and rejecting each intermediate record.

Thus, the time to access an arbitrary record is highly variable.

**Direct access:** As with sequential access, direct access involves a shared

read–write mechanism. However, individual blocks or records have a unique

address based on physical location. Access is accomplished by direct access

to reach a general vicinity plus sequential searching, counting, or waiting to

reach the final location. Again, access time is variable.

• **Random access:** Each addressable location in memory has a unique, physically

wired-in addressing mechanism. The time to access a given location is independent

of the sequence of prior accesses and is constant. Thus, any location

can be selected at random and directly addressed and accessed. Main memory

and some cache systems are random access.

• **Associative :** This is a random access type of memory that enables one to make

a comparison of desired bit locations within a word for a specified match, and

to do this for all words simultaneously. Thus, a word is retrieved based on a

portion of its contents rather than its address. As with ordinary random-access

memory, each location has its own addressing mechanism, and retrieval time

is constant independent of location or prior access patterns. Cache memories

may employ associative access.

**(3) Discuss the importance of memory hierarchy.**

Memory hierarchy is particularly important for understanding optimizations and performance costs that happen at the hardware level. Storing data on disk versus main memory can impact running time. The structure of page tables, virtual memory, and lookup caches also play a significant role

**(4) How does the principle of locality relate to the use of multiple memory levels?**

Slower and less expensive memory is used in higher stages, with the most expensive being the registers in the processor as well as cache . Main memory is slower and less expensive, and is outside of the processor

**(5) How main memory address is interpreted in direct, associative, and set-associative mapping?**

**Direct mapping:**

* It is the simplest technique
* Maps each block of main memory into only one possible cache line

**Associative mapping:**

* Permits each main memory block to be loaded into any line of the cache
* The cache control logic interprets a memory address simply as a Tag and a Word field
* To determine whether a block is in the cache, the cache control logic must simultaneously examine every line’s Tag for a match

**Set-associative mapping:**

* A compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages

**Q.2 Write note on each of the following:**

**(1) Memory unit of transfer**

**Unit of Transfer:**

It is the maximum number of bits that can be read or written into the memory at a time. In case of main memory, it is mostly equal to word size. In case of external memory, unit of transfer is not limited to the word size; it is often larger and is referred to as blocks.

**(2) Memory performance parameters**

The two most important characteristics of memory are capacity and **performance.** Three performance parameters are used:

• **Access time (latency):** For random-access memory, this is the time it takes to

perform a read or write operation, that is, the time from the instant that an

address is presented to the memory to the instant that data have been stored

or made available for use. For non-random-access memory, access time is the

time it takes to position the read–write mechanism at the desired location.

• **Memory cycle time:** This concept is primarily applied to random-access memory

and consists of the access time plus any additional time required before a second

access can commence. This additional time may be required for transients to die

out on signal lines or to regenerate data if they are read destructively. Note that

memory cycle time is concerned with the system bus, not the processor.

• **Transfer rate:** This is the rate at which data can be transferred into or out of a

memory unit. For random-access memory, it is equal to 1/(cycle time).

 **(3) Disk cache**

* Disk cache
* A portion of main memory can be used as a buffer to hold data temporarily that is to be read out to disk
* A few large transfers of data can be used instead of many small transfers of data
* Data can be retrieved rapidly from the software cache rather than slowly from the disk

 **(v) Logical cache and physical cache**

A logical cache, also known as a virtual cache, stores data using virtual addresses. The processor accesses the cache directly, without going through the MMU. A physical cache stores data using main memory physical addresses. One obvious advantage of the logical cache is that cache access speed is faster than for a physical cache, because the cache can respond before the MMU performs an address translation. The disadvantage has to do with the fact that most virtual memory systems supply each application with the same virtual memory address space. That is, each application sees a virtual memory that starts at address 0. Thus, the same virtual address in two different applications refers to two different physical addresses.

 **(vi) Replacement algorithms**

Once the cache has been filled, when a new block is brought into the cache, one

of the existing blocks must be replaced. For direct mapping, there is only one possible

line for any particular block, and no choice is possible. For the associative

and set-associative techniques, a replacement algorithm is needed. To achieve high

speed, such an algorithm must be implemented in hardware.

 **(vii) Possible approaches to cache coherency**

Possible approaches to cache coherency include the following:

• **Bus watching with write through:** Each cache controller monitors the address

lines to detect write operations to memory by other bus masters. If another

master writes to a location in shared memory that also resides in the cache

memory, the cache controller invalidates that cache entry. This strategy depends

on the use of a write-through policy by all cache controllers.

• **Hardware transparency:** Additional hardware is used to ensure that all updates

to main memory via cache are reflected in all caches. Thus, if one processor

modifies a word in its cache, this update is written to main memory. In addition,

any matching words in other caches are similarly updated.

• **Non-cacheable memory:** Only a portion of main memory is shared by more

than one processor, and this is designated as non-cacheable. In such a system,

all accesses to shared memory are cache misses, because the shared memory

is never copied into the cache. The non-cacheable memory can be identified

using chip-select logic or high-address bits.

**Q.3 Differentiate each of the following:**

**(1) Sequential, direct, and random access methods**

 **Sequential** access**:**

 Memory is organized into units of data, called records.

Access must be made in a specific linear sequence. Stored addressing information

is used to separate records and assist in the retrieval process. A shared

read–write mechanism is used, and this must be moved from its current location

to the desired location, passing and rejecting each intermediate record.

Thus, the time to access an arbitrary record is highly variable.

**Direct access:**

As with sequential access, direct access involves a shared

read–write mechanism. However, individual blocks or records have a unique

address based on physical location. Access is accomplished by direct access

to reach a general vicinity plus sequential searching, counting, or waiting to

reach the final location. Again, access time is variable.

**Random access:**

Each addressable location in memory has a unique, physically

wired-in addressing mechanism. The time to access a given location is independent

of the sequence of prior accesses and is constant. Thus, any location

can be selected at random and directly addressed and accessed. Main memory

and some cache systems are random access.

**(2) Direct, associative, and set-associative mapping**

**Direct mapping:**

The direct mapping technique is simple and inexpensive to implement. Its

main disadvantage is that there is a fixed cache location for any given block. Thus,

if a program happens to reference words repeatedly from two different blocks that

map into the same line, then the blocks will be continually swapped in the cache,

and the hit ratio will be low (a phenomenon known as *thrashing).*

**Associative** **mapping:**

With associative mapping, there is flexibility as to which block to replace when

a new block is read into the cache. Replacement algorithms, discussed later in this

section, are designed to maximize the hit ratio. The principal disadvantage of associative

mapping is the complex circuitry required to examine the tags of all cache

lines in parallel.

**Set-associative mapping:**

Set-associative mapping is a compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages.

**(3) Split cache and unified cache**

**Split cache:**

* Has become common to split cache:
* One dedicated to instructions
* One dedicated to data
* Both exist at the same level, typically as two L1 caches
* Trend is toward split caches at the L1 and unified caches for higher levels
* Advantages of split cache:
* Eliminates cache contention between instruction fetch/decode unit and execution unit
* Important in pipelining

**unified cache:**

* Trend is toward unified caches for higher levels
* Advantages of unified cache:
* Higher hit rate
* Balances load of instruction and data fetches automatically
* Only one cache needs to be designed and implemented

 **(4) Write through and write back**

* Write through
* Simplest technique
* All write operations are made to main memory as well as to the cache
* The main disadvantage of this technique is that it generates substantial memory traffic and may create a bottleneck
* Write back
* Minimizes memory writes
* Updates are made only in the cache
* Portions of main memory are invalid and hence accesses by I/O modules can be allowed only through the cache

This makes for complex circuitry and a potential bottleneck