



DIGITAL LOGIC DESIGN

Final Assignment
Sir. Muhammad Amin




HASSAN MEHDI

15453
Csc-201

Q.1 Draw and explain the logic diagram for each of the following:


a) A circuit for adding or subtracting two 4-bit numbers



4 bit Adder or Subtractor

The circuit above is a 4-bit adder or subtractor that can add and subtract 4-bit numbers in a form used in computers. Positive numbers in true form, negative numbers in complement form.

b) 4-bit active low decoder




4bit Active-Low Decoder:

Above is the circuitry for a 4 bit active low decoder. The input bits are decoded as they pass through the circuit and output is shown in the

$D_3 D_2 D_1 D_0$ form.


c) Decimal to BCD encoder



Decimal to BCD Encoder:

Above is the logic circuit of a Decimal to BCD encoder. When a High appears on one of the decimal digit input lines the appropriate levels occur on the four BCD output lines.

d) Frequency divider (Use 3 J-K flip-flops and assume 16 kHz frequency of the initial wave-form.)



Frequency Divider:

here if the input frequency is 16 kHz then at given nodes the frequency will be.

$$Q_A = f/2 = 16\text{kHz}/2 = 8\text{kHz}$$

$$Q_B = f/4 = 16\text{kHz}/4 = 4\text{kHz}$$

$$Q_C = f/8 = 16\text{kHz}/8 = 2\text{kHz}$$

Q.2 For the 4-input multiplexer, data inputs are given as:

$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$


Find the output Y if the select inputs are given as:

a) $S_0 = 1, S_1 = 0$

b) $S_0 = 0, S_1 = 1$

c) $S_0 = 1, S_1 = 1$

d) $S_0 = 0, S_1 = 0$



(a)

for $S_0 = 1$ and $S_1 = 0$,

$S_0 \cdot S_1 = 10 \Rightarrow D_2$, hence

$$Y = 0$$

(b) for $S_0 = 0$ and $S_1 = 1$,

$S_0 \cdot S_1 = 01 \Rightarrow D_1$, hence

$$Y = 1$$

(c) for $S_0 = 1$ and $S_1 = 1$,

$S_0 \cdot S_1 = 11 \Rightarrow D_3$, hence


$$Y = 1$$

(d) for $S_0 = 0$ and $S_1 = 0$,

$S_0 \cdot S_1 = 00 \Rightarrow D_0$, hence



$$Y = 0$$

Q.3 Timing diagram in Figure 01 shows inputs to a 9-bit parity checker. Draw the Σ Even and Σ Odd output for the even parity checking.




Ans



Q.4 The waveforms in Figure 02 are applied to the J, K, CLK, *PRE*, and *CLR* inputs as indicated. Determine the Q output, if the flip-flop is initially RESET.



Q.5 Use the waveforms in Figure 03 to draw the timing diagram for the parallel outputs (Q1, Q2, Q3, Q4) for the shift register. Assume that register is initially cleared.



Q.6 Draw the logic diagram and timing diagram for the 4-stage synchronous binary counter. Verify that the waveforms of the Q outputs represent the proper binary number after each clock pulse.



CLK	Q ₀	Q ₁	Q ₂	Q ₃	
initially	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	
15	1	1	1	1	
16	0	0	0	0	Reset