

Q.111 Give answers to the following questions:-

(A) Discuss the two approaches for dealing with multiple interrupts.

Ans. The first is to disable interrupt while an interrupt is being processed. A disabled interrupt simply means that the processor can and will ignore that interrupt request signal.

The drawback to the preceding approach is that it does not take into account relative priority or time critical needs.

2) A second approach is to define priorities for interrupts and to allow an interrupt of higher priority

(2)
to cause a context interrupt
handler to be itself interrupted

(B) Discuss the type of exchange that
are needed by including the major
processor memory and I/O modules?

Ans:- The type of exchange that are
needed by indicating the major forms
input output processor memory
and I/O modules are

Memory processor:- The processor read an
instruction or a unit of data from
memory processor to memory and
the processor.

Processor to memory:- The processor
writes a unit of data to memory.

I/O to processor:- The processor read
data from an I/O device via an
I/O module.

Processor to I/O:- To processor send data
to the I/O device.

I/O to OS from memory:- For these two
an I/O module is allowed to exchange
data directly; with memory
without going through the processor
using directly memory access.

Q. Discuss the Qwith path interconnect protocol layers?
 Ans:- QPI Protocol layers. In this layer the packet is divided into the unit of transfer. One key function performed at this level is a cache coherency protocol, which deals with making sure that the main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

Q. Discuss Physical and logical Architecture PCIe in detail.

Ans:- Physical and logical Architecture PCIe

- * A boot complete device also referred to as a chipset or a host bridge connects the processor and memory subsystem to the PCI Express switch fabric comprising one or more PCIe and switch device.
- * PCIe links from the chipset may attach to the following kind of devices that implement PCIe.
- * Switches - The switch manages multiple PCIe

(4)

- * **Pele end pointer** - An I/O device or controller that implement Pele such as Gigabit Ethernet switch a graphics or video controller disk interface or communication controller.
- * **Legacy and Point-to-point** - Legacy and point-to-point category is intended for existing designs that have been migrated to PCI Express and it allows legacy behaviors such as use of I/O space and locked transaction.
- * **Pele / PCI bridge** - Allows older PCI devices to be connected to Pele-based system.

Q2 - Write short note on each of the following:

(A) - Instruction cycle.

Ans - The process required for a single instruction is called instruction cycle. Using the Simplified Two-step description given depicted the two steps are referred to as the fetch cycle and execute cycle program execution halt once it the

Machine is taken off some sort of an recoverable error or as a program instruction that halts the computer is encountered.

Q) Instruction cycle and state diagram?

Ans - Instruction cycle state diagram.

The instruction cycle can be described as the state follows

- * Instruction address calculation (IAC) - Determine the address of the next instruction to be executed. Usually this involves adding a fixed number to the address of the previous instruction.
- * Instruction fetch (IF) - Read instruction from its memory location into the processor.
- * Instruction operation decoding (IOD) - Analyze instruction to determine type of operation to be performed.
operand processing
- * operand fetch (OF) - Perform the operation from memory. Indication

(6)
* In the instruction
Operand Store (OS) - write the
result into memory as out to
input/output.

(1) Classes of interrupt.

As: Classes of interrupt :-

I) Program - It is generated by
some condition that occur as a
result of an instruction execution
such as arithmetic overflow division
by zero attempt to execute an
illegal machine instruction or reference
outside a user's allowed memory
space.

II) Timer - It is generated by a
time within the processor. This
allows the operating system to
perform certain function on a
regular basis.

III) I/O - It is generated by
I/O controller to single normal
completion of an operation request
service from the processor or
to signal variety of error
condition.

IV) Hardware failure - It is generated by
failure such as power or memory parity errors.

①

① BUS interconnection schemes

A-5) Bus interconnection scheme

The most common computer interconnection structure are based on the use of one or more system buses.

a) **Data lines**:- The data lines provide a path for moving data among system modules. These lines collectively called the data bus.

b) **Address lines**:- The address lines are used to designate the source of or destination of the data on the data bus. The width of address bus determines the maximum possible memory capacity of the system.

c) **Control lines**:- The control lines are used to control the access to and use of data and address lines. Because the data and address line are shared by all components. Typical control lines include: memory write, memory read, I/O write, I/O read, transfer. Ack Bus grant, interrupt.

Q(B) - Differentiate each of the following:-

A Program flow of control without interrupt and with interrupt

Ans) Program flow of control without interrupt and with interrupt

① In the interrupt cycle of processor check to see if any interrupt here occurred and directed by the presence of an interrupt signal.
⇒ If no interrupt are pending to processor proceeds to the fetch and fetch the next instruction of the current program.

B. Disabled interrupt and nested interrupt processing.

Ans B: Disabled interrupt nested interrupt
Disabled interrupt of simply mean that the processor can and will ignore that interrupt request signal. Nested interrupt of is to allow in interrupt of higher priority handler to be itself interrupted.

C) Programming hardware and programming software

Ans) Programming in Hardware to

Suppose we construct a general purpose configuration of arithmetic and logic function. This set of hardware will perform various function of data in the original case of customized hardware, the system accept data and produced result = Programming in software.

The new method programming is much easier instead of rewriting the hardware for each code is in effort an instruction and part of the hardware interrupt each intuition and gener. control signal.

Q4 - Solve each of the following

(A) - The hypothetical machine of his two i/o intuition.

0011 = load Ac from i/o

0111 = Store Ac to i/o

in these cases the bit address indefinite a particular i/o device show the programme execution using the formal identification particular

I/O device. Show the program execution using the figure 3.5 / for the following program
 load AC from device 5
 Add content of memory 900
 Store AC to device 6
 Assume that the next value fetched from device 5 is 3 and that location 900.

Ans (A) Memory (content in hex) 300: 3005;
 301: 5900; 302: 7006 step 1: 3005 → IR; step 2: 3 → AC
 5900 → IR; step 4: 342 = 5 → AC
 step 5: 7006 → IR; step 6: AC → device 6

(B) The program execution of figure 02 is described in the text six steps.

Answer Step Six →

1) (a) The PC contains 300. The address of the first instruction. This value is loaded into the MAR.

(b) The value in location 300 (which is the instruction with the value 1900 in hexadecimal) is loaded into the MBD.

and the PC is inter-connected.
These two steps can be done in parallel

(1) The value in the MBR is loaded into the IR.

- (2) (a) The address position of the IR (910) is loaded into the MAR.
- (b) The value in location 910 is loaded into the MBR.
- (c) The value in the MBR is loaded into the AC.

- (3) (a) The value in the PC (301) is loaded into the MAR.
- (b) The value in location 301 is the instruction with the value (5911) is loaded into the MBR and the PC is incremented.
- (c) The value in the MBR is loaded into the IR.

- (4) (a) The address position of the IR (911) is loaded into the MAR.
- (b) Value in location 911 value is loaded into the MBR.
- (c) The value of location MBR are added and the result is stored

- (5) (a) The value in the PC (302) is loaded into the MAR.
- (b) The value in location 302 (which the instruction with the 2941) is loaded into the MBR and the PC is incremented.
- (c) The value in the MBR is loaded into the IR.

- (6) (a) The address position of the IR (411) is loaded into the MAR.
- (b) The value in the AC is loaded into the MBR.
- (c) The value in the MBR is stored in location 941.

(7) How many bits are needed for the program and the instruction register?
 Ans: $2^{24} = 16 \text{ MBytes}$

(b) (1) if the local address bus is 32 bits the whole address can be transferred at once and decoded in memory. However because the data bus is only 16 bits, it will require 2 cycles to fetch a 32 bit instruction or operand.

② The 16 bit of the address placed on the address bus can't access the whole memory interface control is needed to latch and first part of the address and then the second part.

③ The program counter must be at least 24 bits. Typically a 32-bit micro processor will have a 32-bit external address bus and a 32-bit program counter on-chip segment registers are used that many work with a smaller program counter if the instruction register is to contain the whole instruction. It will have to be 32 bit long if it will be contain only the op code (called the op code register) then it will have to be 8 bits long.

④ Consider two micro processors having and 16 bit-wide external data buses. respectively the two processors identical otherwise and their bus cycle take just as long

⑤ Suppose all instruction and

operands are two bytes long.
by what factor do the
maximum data transfer rates
differ?

- (b) Repeat if half of the operand
and instruction are one byte
long.

Ans: (a) During a single bus cycle
the 8 bit micro processor transfer
one byte. While the 16 bit
micro processor has twice data transfer
rate.

- (b) Suppose we do 100 transfers of
operand and instruction of which
50 are one bytes long and 50
are two bytes long. The 8 bit
micro processor takes $50 + (2 \times 50) =$
 $= 150$
bus cycle for the transfer. The
16 bit micro process requires $50 + 50 = 100$
bus cycle. Thus the data transfer
rates differ by a factor of 1.5.

- (c) The intel 80286 is a 16 bit
processor similar in many ways
to the 8 bit 8088. The 80286
uses a 16 bit bus that can

transfer 2 bytes at a time provided that their lower order bytes has an even address. However the 8086 allows both even and odd aligned word operands. If an odd aligned word is required two memory cycles, each consisting of two bus cycles are required to transfer the word. Consider an instruction on the 8086 that involves two 16 bit operands. How long does it take to fetch the operands. Give the range of the possible answers. Assume a clocking rate of 4MHz and note wait states.

Ans. A bus cycle takes 0.25 μ s. So a memory cycle takes 0.5 μ s. If both operands are even aligned it takes 2.0 μ s to fetch the two operands. If one is odd-aligned the time required is 3.0 μ s. If both are odd aligned the time required is 4.0 μ s.

(E) Consider a 32-bit microprocessor whose bus cycle is the same duration as that of a 16-bit

(16)

micro-processor. Assume that on average 20% of the operands and instruction are 32 bits long 40% are 16 bit and 40% are only 8 bit long calculate the improvement achieved when fetching instruction and operand with the 32-bit micro-processor.

Ans: Consider a mix of 100 instruction and operands on average they consist of 20% 32 bit items - 40% 16 bit items and 40% 8 bit item
The number of bus cycle required for the 8 bit micro processor is $(2 \times 20) + 40 + 40 = 120$.
for the 32 bit micro processor the number required is 100.
This amount to an improvement $20/120$ or about 17%.