

NAME	JIBRAN
ID	14472
SUBJECT	COMPUTER ARCHITECTURE
DEPARTMENT	BS(CS)
SEMESTER	4 th

Q (1) part (a)

- (A) Here some of techniques used to increase the speed are
- (1) Pipelining: pipelining enable to processor to work simultaneously on multiple instruction by performing a different phase for each of the multiple instruction.
 - (2) Branch prediction:- Branch prediction potentially increase the amount of work available for the processor to execute.
 - (3) Superscalar execution:- This is the ability to issue more than one instruction in every processor clock cycle.
 - (4) Data flow analysis:- The processor analysis which instruction are dependent on each other results or data to create an optimized schedule of instructions.

(2)

Day: MTWTFSS

Date: ___/___/___

(5) Speculative execution. This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

Q (1) part (b).

Amdahl's law:-

is often used in parallel computing to predict the theoretical speedup when using multiple processors. For example, if a program needs 20 hours to complete using a single thread, but a one hour portion of the program cannot be parallelized, therefore only the remaining 19 hours ($p = 0.95$) of execution time can be parallelized, then regardless of how many threads are devoted to a parallelized execution of this program, the minimum execution time cannot be less than one hour. Hence, the theoretical speedup is limited to at most 20 times the single thread performance.

Q(1) part (c).

QPI protocol layers:-

In this layer, the packet is defined as the unit of transfer. One key function perform at this level in a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

Q(1) part (d)

Physical and logical Architecture of PCIe.

- * A root complex device also referred to as a chipset or a host bridge connect the processor and many subsystem to the PCI Express switch fabrics comprising one or more PCIe and PCIe switch device.
- * PCIe links from the chipset may attach to the following kind of devices that

(4)

Day: MTWTFSS

Date: ___/___/___

- Implement PCIe.
- * Switch: The switch manages multiple PCIe streams.
- * PCIe endpoints. An I/O devices or controllers that implement PCIe such as eligible ethernet switch a graphics or video constructor dock interface or a communication controller.
- * PCIe/PCI bridge: Allow older PCI devices to be connected to PCIe-based systems.

Q (2) part (a)

Consequences of Moore's law.

- (1) The cost of a chip has remained virtually unchanged during this period of rapid growth in density. This means that the cost of computer logic and memory circuitry has fallen at a dramatic rate.
- (2) Because logic and memory elements are placed closer together on more densely packed chips, the electrical path length is shortened increasing operating speed.

(5)

Day: M T W T F S

Date: ___/___/___

- (3) The computer becomes smaller, making it more convenient to place in a variety of environments.
- (4) There is a reduction in power and cooling requirements.
- (5) The interconnections on the integrated circuit are much more reliable than solder connections.
With more circuitry on each chip, there are fewer interchip connections.

6

①

(Q.2) part (b)
Key characteristics of planned
computer family.

Similar or identical instruction
set:

In many cases, the same
set of machine instructions is
supported on all members of
the family. Thus, a program that
executes on one machine will
also execute on any other.

* Similar or identical operating
system:

The same basic operating
system is available for all
family members.

* Increasing speed:

The rate of
instruction execution increases in
going from lower to higher
family members.

* Increasing numbers of I/O ports:

In going from lower to higher
family members.

* Increasing memory size: In going
from lower to higher family
members.

Q(2) part (c)

Instruction cycle state diagram:

The state in instruction cycle can be described as follows-

- * Instruction address calculation (IAC). Determine the address of the next instruction to be executed. Usually this involves adding a fixed number to the address of the previous instruction.
- * Instruction fetch (IF):- Read instruction from its memory location into the processor.
- * Instruction operating decoding (IOD). Analyze instruction to determine type of operation to be performed.
- * Operand fetch (OF). Fetch the operand from memory or read it in from I/O.
- * Data operation (DO): perform the operation indicated in the instruction.
- * Operand store (OS): Write the result into memory or out to I/O.

8

Date: ___/___/___

Day: MTWTFSS

Q(2) part (d)

Classes of interrupt:

it is generated by some condition that occur as a result of an instruction execution such as arithmetic overflow.

* Times.

its generated by a timer within a processor this allows the operating system to perform certain function on a regular basis.

* I/O:

its generated by an I/O controller to signal normal completion of an operation request service from the processor, or to signal a variety of error condition

Q(3) par (a)

Cortex - A:

The Cortex - A and Cortex - A50 are application processor intended for mobile device such as smartphones and ebook readers, as well as consumer device such as digital tv and home gateways (e.g DSL and cable internet modems). These processors run at higher clock frequency (over 1 GHz) and support a memory management unit (MMU).

Cortex - R:

The Cortex - R is designed to support real time application in which the timing of events need to be controlled with rapid response to events. They can run at a fairly high clock frequency. (e.g 200 MHz to 800 MHz) and have very low response latency.

Cortex - M:

Series processors have been developed primarily for

(10)

Day: MTWTF S

Date: ___/___/___

The micro controller domain where the need for fast, highly deterministic interrupt management is coupled with the desire for extremely low cost and lowest possible power consumption.

① (3) (b)

(a) Multicore:

The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.

- * ~~Strategy~~ strategy is to use two simpler processors on the chip rather than one more complex processor.
- * With two processors larger caches are justified.
- * As caches became larger it made performance sense to create two and then three levels of cache on a chip.

MIC:

leap in performance as well as the challenges in developing software to exploit such a large number of cores.

- * The multicore and MIC strategy involves a homogeneous collection of general purpose processors on a single chip.

CPU,

Core designed to perform parallel operations on graphics data.

- * Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video.
- * Used as vector processor for a variety of applications that require repetitive computations.

(Q3) part (c).

A disabled interrupt simply means that the processor can and will ignore that interrupt request signal.

* A nested interrupt is to allow an interrupt of higher priority to cause a lower-priority interrupt handler to a lower priority interrupt handler to be itself interrupted.

Q(4) part (a)

ECID core layout:

* ISU (Instruction Sequence Unit).

Determine the sequence in which instructions are executed in what is referred to as a superscalar architecture.

* IFU (Instruction Fetch Unit).
logic for fetching instructions

* IDU (Instruction Decode Unit).

The IDU is fed from the IFU buffers and is responsible for the passing and decoding of all architecture operation code.

* LSU (Load Store Unit):

its responsible for handling all types of operand access of all length, mode, and format as defined in all z/architecture.

* FXU (Fixed point Unit):


The FXU execute fixed point arithmetic operations.

~~15~~

16

Date: ___/___/___

TWTF S



(Q4) part (b)
Discuss the IAS operation in detail.

The IAS operates by respectively performing an instruction cycle.

Each instruction cycle consists of two sub-cycles.

* Fetch Cycle:-

The opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR.

This instruction may be taken from the IBR, or it can be obtained from memory by loading a word into the IBR, IR & MAR.

* Execute Cycle:-

The control circuitry interprets the opcode and executes the instruction by sending out the appropriate control signals to cause data to be moved on a operation to be performed by the ALU.

Q(5)

Solution:-

Effective CPI:

$$CPI = \frac{(1 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 9000)}{100}$$

$$CPI = \frac{162000}{100}$$

$$CPI = 1620$$

MIPS Rate:

$$MIPS \text{ rate} = \frac{60 \text{ MHz}}{1620 \times 10^6}$$

$$MIPS \text{ rate} = \frac{60 \times 10^6}{1620 \times 10^6}$$

$$MIPS \text{ rate} = \frac{60}{1620}$$

$$MIPS \text{ rate} = 0.037$$

Execution time:

$$T = \frac{I_c}{(MIPS \times 10^6)}$$

$$T = \frac{104000}{0.037 \times 10^6} = \frac{104000}{37 \times 10^3}$$

$$T = 2.811 \times 10^{-3} = \boxed{2.811 \text{ sec}}$$