

M. Bilal

ID: 14726

Subject: Computer

Architecture

Date: 26.6.2020

Q1a) Word:-

The "natural" unit of organization of memory. The size of word is typically equal to the number of bits used to represent an integer and to the instruction length.

• Addressable units:-

In some system, the addressable unit is the word. However, many systems allow addressing at the byte level. In any case, $2A = N$.

• Unit of transfer:-

For main memory, this is the number of bits read out of or written into memory at a time. The unit of transfer need not equal a word or an addressable unit.

M. Bilal

I.D 14726

P(2)

Q1c)

The SRAM address line is used to open or close a switch.

The address line ~~controls~~ controls two transistors (T5 and T6). When a signal is applied to

this line, the two transistors are switched on, allowing a read or write operation.

For a write operation, the desired bit value is applied to line B, while its complement

Q1d) Reasons for DVD's greater capacity over CD

The DVD's greater capacity is due to three differences from CDs:

1. Bits are packed more closely on a DVD. The spacing

M. Bibel

I.D. 14726

P(3)

between loops of a spiral on a CD is $1.6 \mu\text{m}$ and the minimum distance between pits along the spiral is $0.834 \mu\text{m}$.

The DVD uses a laser with shorter wavelength and achieves a loop spacing of $0.74 \mu\text{m}$ and minimum distance between pits of $0.4 \mu\text{m}$. The

result of these two improvements is about a seven-fold increase in capacity, to about 4.7 GB.

Q2 b)

- Probably the most effective is least recently used (LRU): Replace that block in the set that has been in the cache longest

With no reference to it. For two-way set associative, this is easily implemented.


Each

I.D 14726

P(4)

line includes a USE bit.
When a line referenced, its USE bit is set to 1 and the USE bit of the other line in that is set to 0. When a block to be read into the set, the line whose USE bit is 0 is used.

Q₂ (d) Discuss 16-Mbit DRAM (4Mx4) organization using diagram



Typical 16-Mbit DRAM (4Mx4)

M. Bidul

I.D 14726

P(5).

Chip while all data cells are refreshed. The refresh counter, steps through all of the row values. This causes each cell in row to be refreshed.

M. Bilal

ED 14726

P(6)

Q2

a) Hard failure

A hard failure is a permanent physical defect so that the memory cell or cells affected cannot reliably store data but become stuck at 0 or 1 or switch erratically between 0 and 1. Hard errors can be caused by harsh environmental abuse, manufacturing defects, and wear.

b) Soft errors:

A soft error is a random, nondestructive event that alters the contents of one or more memory cells without damaging the memory. Soft errors can be caused by power supply problems or alpha particles. These particles from radioactive decay and

M. Bilal

I.D 44726

P(7)

distressingly common because radioactive nuclei are found in small quantities in nearly all materials.

Both hard and soft errors are clearly undesirable, and most modern main memory systems include for both detecting and correcting errors.

Q2: Magnetic disk read and write Mechanisms.

Read

The traditional read mechanism exploits the fact that a magnetic field moving

relative to a coil produces an electrical current in the coil. When the surface

M. Bilal

I.D 14726

2011P(8)

of the

disk passes under the head, it generates a current of the same polarity as the one already recorded.

Q2 d) Parallel access and independent access RAID schemes.

Parallel access: All member disks participate in the execution of every I/O request. Typically, the spindles of the individual drives are synchronized so that each disk head is in the same position on each disk at any given time.

Independent access: Each member disk operates independently, so that separate I/O requests can be satisfied in parallel.

M. Bilal

I.D 14726

P(9)

Q.2) HD DVD and Blu-ray DVD.

HD DVD players have been much cheaper than Blu-ray machines, but Blu-ray discs have more storage space and more advanced protections against piracy.

Both versions deliver sharp resolution.

Blu-Ray has 25 GB capacity (50 GB for dual-layer) and is more expensive.

HD-DVD has 15 GB (30 GB for dual layer) and is cheaper than Blu-Ray.

Q3

A. Memory Access Methods

These are 4 types of memory access methods:

1. Sequential Access:-

In this method, the memory is accessed in a specific linear sequential manner like accessing in a single Linked List. The access time depends on the location of the data.

Applications of this sequential memory access the magnetic tapes, magnetic disk and optical memories.

2. Random Access:

In this method, any location of the memory can be accessed randomly like accessing in Array. Physical locations are independent in this access method.

M. Bilal

ID 14726

P(11)

Applications of this random memory access are RAM and ROM.

3. Direct Access:

In this method, the particular location of the memory can be accessed directly like accessing in Array. This method is a combination of above two access methods. The access time depends on both the memory organization and characteristics of storage technology. The access is semi-random or direct.

Applications of this direct memory access is magnetic hard disk, read/write heads.

4. Associate Access:-

In this method, a word is accessed rather than its address.

This ~~accessed~~ method is a special type of random access method. Application of this direct

is never

M. Bilal

I.D 14726

P(12)

memory access is Cache memory.

Q3 B.

Principle of locality

The principle of locality is states that data in the vicinity of a referenced word are likely to be referenced in the near future.

OR

An implication of locality is that we can predict with reasonable accuracy what instructions and data a program will use in the near future based on its accesses in the recent past.

Q3 C.

Possible approaches to cache coherence

Possible approaches to cache coherence include the following:

- Bus watching with write through:
Each cache controller monitors

M. Bidal

I.D 14726

P(13)

the address lines to detect write operations to memory by other bus masters. If another master writes to a location in shared memory that also resides in the cache.

memory, the cache controller invalidates that cache entry. This strategy depends

on the use of a write-through policy by all cache controllers.

- Hardware transparency; Additional hardware is used to ensure that all updates

to main memory via cache are reflected in all caches.

M. Bilal

I.D 14726

p(14)

Thus, if one processor modifies a word in its cache, this update is written to main memory. In addition,

any matching words in other caches are similarly updated.

- Non-cacheable memory:-

Only a portion of main memory is shared by more

than one processor, and this is designated as non-cacheable. In such a system,

all accesses to shared memory are cache misses, because that shared memory

M. Bilal

I.D 14726

P(15)

The non-cacheable memory can be identified

Using chip-select logic or high-address bits.

Q3 D.

There are two practical issues peculiar to SSDs that are not faced by HDDs:

- SSD performance has a tendency to slow down as the device is used
- The entire block must be read from the flash memory and placed in a RAM buffer
- Before the block can be written back to flash memory, the entire block of flash memory must be erased
- The entire block from the buffer

M. Birkel

I.D 14726

P(16)

memory.

- Flash memory becomes unusable after a certain number of writes
- Techniques for prolonging life:
- Front-ending the flash with a cache to delay and group write operations.
- Using wear-leveling algorithms that evenly ~~distributes~~ distribute writes across block of cells.
- Bad-block management techniques
- Most flash devices estimate their own remaining lifetimes so systems can anticipate failure and take preemptive action.

Q3E.

Discuss the CD read and write operation.

Read

Information is retrieved from a CD or CD-ROM by a low-powered laser housed in an

M. Bidjal

I.D 14726

P(17)

optical-disk player, or drive unit. The laser shines through the clear

Polycarbonate while a motor spins the disk past it. The intensity of the reflected light of the laser changes as it encounters a pit.

beam falls on a pit, while has a somewhat rough surface, the light scatters and low

A land is a smooth surface, while reflects back at higher intensity. The change

between pits and lands is detected by a photo sensor and converted into a digital

Signal. The sensor tests the

I.D. 14725

P(18)

the surface at regular intervals.
The beginning or end of

a pit represents a 1; when
no change in elevation occurs
between intervals, a 0 is
recorded.

Write

Recall that on a magnetic
disk, information is recorded
in concentric tracks.

With the simplest constant
angular velocity (CAV) system,
the number of bits per

track is constant. An increase
in density is achieved with
multiple zoned recording.

Increases capacity, it is still not
optimal.

I.D 14726

OTIP (19)

Q4.b) To

Q4a)


In our example, Suppose 95% of the memory accesses are found in level 1. Then the average time to access a word can be expressed as

$$(0.95)(0.01 \mu s) + (0.05)(0.01 \mu s + 0.1 \mu s) =$$

~~0.0005~~ \neq

$$0.0005 + 0.0055 = 0.015 \mu s$$

The average access time is much closer to $0.01 \mu s$ than to $0.1 \mu s$ as desired



Q4d

M Bilal

I.D 14726

Q4b) Tag (9) / set (8) / word (2)

Total block in the cache =

$$8 \text{ Kbytes} / 16 \text{ bytes} = 2^3 \times 2^{10} / 2^4 = 2^9 = 512$$

Number of set = number of block in cache / 2

$$\text{Number of set} = 512 / 2$$

0.1 word = $\text{Number of set} = 256$

$$\text{Number of set} = 2^8$$

word $\text{Number of set} = 8$

$$\text{Size of block} = 16 = 2^4$$

$$\text{Size of memory} = 2^6 \times 2^{20} = 2^{26}$$

$$\text{Tag} = \text{size of memory} - \text{set} - \text{size of block}$$

$$\text{Tag} = 26 - 8 - 4$$

$$\text{Tag} = 14$$

tag	set	Size of block
14	8	4

Q4d

$$M = 8$$

$$2^k - 1 > = k + m$$

$$2^4 - 1 > = 4 + 8$$

$$15 > = 12$$

M. Bihal

I.D 14726

P(20)

1	2	3	4	5	6	7	8	9	10	11	12
1	0	1	1	1	0	0	1	0	0	1	0

The check bits are in a bit numbers 1, 2, 3, 4 and 8

- Check bit 8 calculated by values in bit numbers: 9, 10, 11 and 12
- Check bit 4 calculated by values in bit numbers: 5, 6, 7 and 12
- Check bit 2 calculated by values in bit numbers: 3, 6, 7, 10 and 11
- Check bit 1 calculated by values in Bit numbers: 3, 5, 7, 9, 10 and 11. Thus, the check bit are: 1011

Q4d

Sol

7200 revolution in 60 sec

1 revolution in $\frac{60}{7200}$ OR

1 revolution in 6ms

M. Bilal

I.D. 14726

P(22)

1 revolution = covering one entire track
500 sectors

$$500 \text{ sectors} = 6 \text{ ms}$$

$$1 \text{ sector} = 8 \text{ microsecond}$$

Now there are 2 different things

① 2500 sectors so time = $2500 \times 8 \text{ ms} = 20 \text{ ms}$

② $1.28 \text{ MB} = 1342177.28 \text{ Bytes}$ OR 2621.44 ^{sectors}
 $2622 \text{ sectors} = 20.976 \text{ ms}$

Total time case

case ① $4 + 2 + 20 = 26 \text{ ms}$

case ② $4 + 2 + 20.976 = 26.976 \text{ ms}$

M. Bilal

I.D 14726

P(22)

1 revolution = covering one entire track
500 sectors

$$500 \text{ sectors} = 6 \text{ ms}$$

$$1 \text{ sector} = 8 \text{ microsecond}$$

Now there are 2 different things

$$\textcircled{1} \quad 2500 \text{ sectors so time} = 2500 \times 8 \text{ ms} = 20 \text{ ms}$$

$$\textcircled{2} \quad 1.28 \text{ MB} = 1342177.28 \text{ Bytes OR } 2621.44 \text{ sectors} \\ 2621.44 \text{ sectors} = 20.976 \text{ ms}$$

Total time case

$$\text{case } \textcircled{1} \quad 4 + 2 + 20 = 26 \text{ ms}$$

$$\text{case } \textcircled{2} \quad 4 + 2 + 20.976 = 26.976 \text{ ms}$$