


Q1 (B)

4-bit active low decoderLogic diagram



E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table

Q1
Part: C


Decimal to BCD Encoder

Input	output			
	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



Q1 (D)

Frequency divider (use 3 J-K flip-flops and assume 16 kHz frequency of the initial wave-form).



(A) 0.833 kHz

(B) 1.0 kHz

(C) 0.91 kHz

(D) 0.77 kHz

Q2

Solution

Find the output Y if the select inputs are given.

a) $S_0 = 1, S_1 = 0$


b) $S_0 = 0, S_1 = 1$

c) $S_0 = 1, S_1 = 1$

d) $S_0 = 0, S_1 = 0$


AS we know

S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3



Q3) Timing diagram in Fig(01) shows inputs to a 9-bit Parity checker. Draw the Σ Even and Σ odd output for the even parity checking.


Diagram



Q5

use the waveforms in Fig (03) to draw the timing diagram for the parallel outputs (Q1, Q2, Q3, Q4) for the shift register. Assume that register is initially cleared.

Diagram



Q6

