

Summer Final.

Name	Majid Mahmood
ID	13876
Subject	EDC-1.

QNo1: The 1N4747 Zener diode used.
The regulator current in figure is
20V

$$V_2 = 20V \quad I_2 = 12.5mA$$
$$I_{2K} = 0.25mA \quad Z_2 = 22\Omega$$

a) for I_{2K}

$$V_{out} = V_2 - \Delta V_2 - I_2 Z_2$$
$$= 20V - (I_2 - I_{2K}) Z_2$$
$$= \cancel{20V - (12.5mA) 22\Omega}$$
$$= 20V - (12.5mA - 0.25mA) 22\Omega$$
$$= 20V - (12.25mA) 22\Omega$$
$$= 20V - 0.267V$$
$$= 19.73V$$

$$V_{out} = 19.73V$$

Calculate the zener diode maximum current.
The power dissipation is 1W

$$I_{2m} = P_D (\text{Max}) / V_2 = 1W / 20V = 50mA$$

for I_{2m}

$$V_{out} = V_2 + \Delta V_2 Z_2$$
$$= 20 + (I_{2m} - I_2) Z_2$$
$$= 20V + (50mA - 12.5mA) 22\Omega$$
$$= 20V + (37.5mA) (22\Omega)$$

$$V_{out} = 20V + 0.825$$

$$V_{out} = 20.825V$$



b) Calculate the value of R for zener current when there is no load as shown in figure.

$$R = \frac{V_{in} - V_{out}}{I_{zm}}$$

$$= \frac{24 - 20.825V}{50mA}$$

$$R = 63.5 \Omega$$

$$R = 70 \Omega \text{ (Nearest largest standard)}$$



for max load resistance (max current)
the zener diode current minimum.

$$(I_{zk} = 0.25)$$

$$I_T = \frac{V_{in} - V_{out}}{R} = \frac{24V - 19.73V}{70 \Omega}$$

$$I_T = 0.061A$$

$$= 0.061 \text{ A}$$

$$I_T = 61 \text{ mA}$$

$$I_L = I_T - I_{2K}$$

$$= 61 - 0.25 \text{ mA}$$

$$I_1 = 60.75 \text{ mA}$$

$$R_L = \frac{V_{out}}{I_L} = \frac{19.3}{60.75} = \frac{19.3}{60.75}$$

$$= 19.3 / 0.0675$$


$$= 285.92 \Omega$$

$$R_L = 286 \Omega$$

Question NO 2.

Ans:

$$V_{BE} = 0.7V$$



Given data:

$$V_{BB} = 5V$$

$$V_{CC} = -15V$$

$$R_B = 3.9k\Omega$$

$$\beta_{DC} = 150$$

$$R_C = 180\Omega$$

Required data:

$$I_B, I_C, V_{BE}, V_{CE}, V_{CB}$$

Solution:

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{5V - 0.7V}{3.9k\Omega} = \boxed{110.2\mu A}$$

$$I_C = \beta_{DC} \times I_B = (150)(110.2\mu A) = \boxed{165.3mA}$$

$$I_E = I_C + I_B = 165.3mA + 110.2\mu A = \boxed{166.4mA}$$

Solve for V_{CE} & V_{CB} .

$$V_{CE} = V_{CC} - I_C R_C = 15V - (165.3mA)(180\Omega)$$

$$= 15V - 29.7V$$

$$= \boxed{-14.7V}$$

$$V_{CB} = V_{CE} - V_{BE} \Rightarrow -14.7V - 0.7V$$

$$= \boxed{-15.4V}$$

Since the collector is at a lower voltage than the base, the collector-base junction is forward biased.

Question no 3.

Answer:

Bipolar Junction Transistors.


⇒ BJT :-

Transistor as:

* Invented in Dec 1947 at bell labs at USA

* BJT is a three terminal device and it is used in amplification of weak signals used in switching operation.

→ physical structure:



* 2 junction (N)

* 1 " (P)

* $J_1 \rightarrow$ emitter-base


* $J_2 \rightarrow$ collector-base

width = $\langle E \rangle B$



doping = $E \langle C \rangle B$

* There is depletion region at J_1



* There is depletion region at J_2



Cross Section view:



Symbol




- Increase of NPN the e will move from $B \rightarrow E$.

Basic Configuration:


The BJT transistors have mainly three types of configurations. They are Comm-emitter, Comm-base and Comm-collector configuration.

Common-emitter configuration is mostly used type. These three have different characteristics corresponding to both input and output signals. And also these three configurations have few similarities.



using the relationship $I_c = \beta_{DC} I_B$ values of I_c are calculated and tabulated in below table. The resulting curves are plotted.

I_B	I_c
5 μA	= 0.5 mA
10 μA	= 1 mA
15 μA	= 1.5 mA



Question no 4.

Answer.

Transistor fully ON (ON)

Transistor fully OFF (OFF)

Input and base are at 0V (OFF)

Collector current $I_c = 0$ (OFF)

$V_{CE} = V_{CC}$ (OFF)

BE junction is reverse bias (OFF)

BC junction is forward bias (OFF)

Max. of saturation current I_c flows = (ON)

BE junction is forward bias (ON)

$V_{CE} = 0V$ (ON)

BE junction is less than 0.7V (OFF)


Question No 5.

Answer

$$V_{GS} < 0V$$

V_{GS} is the voltage from gate to source and is the controlling voltage of the JFET.

For the n-channel device the controlling voltage V_{GS} is made more and more negative. From its $V_{GS} = 0V$ level. In other words, the gate terminal will be set at lower and lower potential levels as compared to the source



In the figure, a negative voltage of $-1V$ has been applied b/w the gate and source terminals for a low level of V_{GS}

The effect of the applied -ve-bias V_{GS} is to establish depletion region similar to those obtained with $V_{GS} = 0V$ but at lower level of V_{DS} .

The result of applying a negative bias to the gate is to reach the saturation level at a lower level of V_{DS} .

The resulting saturation level for I_D has been reduced and in fact will continue to decrease as V_{GS} is made more and more negative.

The pinch-off voltage continue to drop in parabolic manner as V_{GS} become more and more negative.

Eventually, V_{GS} when $V_{GS} = -V_p$ will be sufficiently negative to establish a saturation level that is essentially $0mA$. for all practical purpose the device has been "turned off".

The level of V_{GS} that results in $I_D = 0mA$ is defined by $V_{GS} = V_p$ with V_p being a negative for -n-channel device and positive voltage for p-channel JFETs.

JFET (n-channel) can be used as voltage control device when the value of $V_{DS} > 0V$.

As the voltage V_{DS} is increased from 0 to a few volts the currents will increase as determined by Ohm's law.


The relative straightness of plot reveals that for the region of low value of V_{DS} , the resistance is essentially constant.

As V_{DS} increase and approaches a level referred to as V_p , the depletion region will widen. Causing a noticeable ~~can~~ reduction in the channel width.

The reduced path of conduction causes the resistance to increase and ~~the curve~~


on and the curve in the graph occur.

The more horizontal the curve, the higher the resistance. If V_{DS} is increased to a level where it appears that the two depletion region would touch as shown in the figure. the conduction is referred to as "pinch off" will result.



In the saturation region, the level of I_D remain essentially same. therefore once $V_{DS} > V_p$ the JFET has the characteristics of a source current.

Polarity Conventions: JFET The polarity for N-channel and P-channel JFETs are shown in fig. In both of the cases the voltage b/w the gate and source is such that the gate is reverse biased. This is normal method of connection of JFETs. The drain and source terminal are interchangeable, that is either end can be used as drain. The source terminal is always connected to that end of the drain voltage supply which provides the necessary charges carries terminal is connected to the negative end of the drain voltage supply for obtaining



1. When neither any bias is applied to the gate (i.e. when $V_{GS} = 0$) nor any voltage to the drain w.r.t. source (i.e. when $V_{DS} = 0$) the depletion regions around P-N junctions are of equal thickness and symmetrical.


2) When +ve voltage is applied to the drain terminal D w.r.t. source terminal S without connecting gate terminal G to supply, as shown, the electrons (majority carrier) flow from terminal S to terminal D, whereas conventional drain current I_D flow through the channel from D to S. Due to flow of this current there is uniform voltage drop across the channel resistance as we move from terminal D to terminal S. This voltage drop reverse biases the diode. The gate is more -ve with respect to those points to D than to S. These depletion region layers penetrate more deeply into the channel at points lying closer to D than to S. Thus wedge-shaped depletion regions are formed.

To see how the width of the channel varies with the variation in gate voltage, let us assume that the gate is -ve biased with respect to source while the drain is applied with +ve bias with respect to the source. The P-N junctions are then reverse biased and depletion regions are formed.

P-region are heavily doped compared to the n-channel. So the depletion regions penetrate deeply into the channel. Since a depletion region is a region depleted of the charged carrier it behaves as an insulator.

Question No 6.

Solution:



Given data:

$$\beta_{DC} = 125$$

$$V_{CE(sat)} = 0.4V$$

$$V_{CC} = 10V$$

$$R_C = 1k\Omega$$

Required:

$$V_{CE} = ? \quad I_B = ?$$

Sol:

(a) @ $V_{CE} = ?$ $V_{IN} = ON$

when $V_{IN} = ON$, so transistor is in cut off mode and

$$V_{CE} = V_{CC} = 10V$$

(b) $\min I_B = ?$ $\beta_{DC} = 125$ $V_{CE} = 0.4$

$$I_C(sat) = \frac{V_{CC}}{R_C} = \frac{10V}{1k\Omega} = 10mA$$

$$I_{B(\min)} = \frac{I_{e(\text{sat})}}{\beta_{DC}} = \frac{10 \text{ mA}}{125} = \boxed{80 \mu\text{A}}$$

