



Name : Muhammad Musa

Department : BS(CS)

Semester : 4th

ID # : 15366

Sessional Assignment No : 2nd

Subject : Computer Architecture

Submitted To : Muhammad Amin Sir

Dated : 17th May 2020

(1)

M - Amin Sir, BS (CS)

Name : Muhammad Musa
ID # : 15366
Subject : Computer Architecture
Dept : BS (CS)
Assignment NO : 02

Q1:-

Ans: (A) Different desktop applications that require the great power of contemporary microprocessor based systems are:

- Image processing
- Three-dimensional rendering
- Speech recognition
- Videoconferencing
- Multimedia authoring
- Voice and video annotation of files
- Stimulation modelling.

Ans: (B) The techniques used in contemporary processors to increase speed are;

• Pipelining:-

Pipelining enables a processor to work simultaneously on multiple instructions by performing a different phase for each of the multiple instructions at the same time.

• Branch Prediction:-

Branch prediction potentially increases the amount of work available for the processor to execute.

(2)

- Superscalar Execution: This is the ability to issue more than one instruction in every processor clock cycle. In effect, multiple parallel pipelines are used.
- Data flow analysis: The processor analyzes which instructions are dependent on each other's results, or data, to create an optimized schedule of instructions.
- Speculative Execution: This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

Ans: (C) The problems created due to increase in clock speed and logic density of the processor are:

→ Power:

As the density of logic and the clock speed on a chip increase, so the power density increases and also dissipated the heat.

→ RC delay:

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires.

(3)

connecting them; specifically, delay increases as the RC product increases.

→ Memory Latency:

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

Ans: (D) The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows:

$$\text{Speedup} = \frac{\text{Time to execute program on a processor}}{\text{Time to execute program on } N \text{ parallel processors}}$$

$$\text{Speedup} = \frac{T(1-f) + Tf}{T(1-f) + \frac{Tf}{N}}$$

$$\text{Speedup} = \frac{1}{(1-f) + f/N}$$

Ans: (E) Multicore:

- The use of multiple processor on the same chip provides the potential to increase performance without increasing the clock rate.
- Strategy is to use two simpler processors on the chip rather than

(4)

- one more complex processor.
- With two processors larger caches are justified.
- As caches became larger it made performance sense to cascade two and then three levels of cache on a chip.

MIC:-

- Leap in performance as well as the challenges in developing software to exploit such a large number of cores.
- The multicore and MIC strategy involves a homogeneous collection of general purpose processors on a single chip.

GPUs:-

- Core designed to perform parallel operations on graphics data.
- Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video.
- Used as vector processors for a variety of applications that require repetitive computations.

Q2:-

Ans. (A)

Effective CPI:-

$$CPI = (1 * 46000) + (2 * 33000) + (2 * 16000)$$

(5)

$$+ (2 * 9000) / 100$$

$$CPI = 162000 / 100$$

$$\boxed{CPI = 1620}$$

MIPS Rate:-

$$MIPS \text{ Rate} = 60 \text{ MHz} / 1620 * 10^6$$

$$MIPS \text{ rate} = 60 * 10^6 \text{ Hz} / 1620 * 10^6$$

$$\boxed{MIPS \text{ rate} = 0.037}$$

Execution Time:-

$$T = I_c / (MIPS * 10^6)$$

$$T = 104000 / (0.037 * 10^6)$$

$$T = 2811 * 10^{-3}$$

$$\boxed{T = 2.811 \text{ sec}}$$

Ans: (B) For Machine A:-

$$CPI = \frac{(1*8 + 3*4 + 4*2 + 3*4) * 10^6}{(8+4+2+4) * 10^6}$$

$$CPI = \frac{40}{18}$$

$$\boxed{CPI = 2.22}$$

(6)

$$\text{MIPS rate} = 200 \text{MHz} / 2.22 * 10^6$$

$$\text{MIPS rate} = 200 * 10^6 / 2.22 * 10^6$$

$$\boxed{\text{MIPS rate} = 90}$$

$$T = I_c / (\text{MIPS} * 10^6)$$

$$T = 18 * 10^6 / 90 * 10^6$$

$$\boxed{T = 0.2 \text{ sec}}$$

For Machine B:-

$$\text{CPI} = \frac{(1 * 10 + 2 * 8 + 4 * 2 + 3 * 4) * 10^6}{(10 + 8 + 2 + 4) * 10^6}$$

$$\text{CPI} = 46 / 24$$

$$\boxed{\text{CPI} = 1.92}$$

$$\text{MIPS rate} = 200 \text{MHz} / 1.92 * 10^6$$

$$\text{MIPS rate} = 200 * 10^6 / 1.92 * 10^6$$

$$\boxed{\text{MIPS rate} = 104}$$

$$T = I_c / (\text{MIPS} * 10^6)$$

$$T = 24 * 10^6 / 104 * 10^6$$

$$\boxed{T = 0.23 \text{ sec}}$$

(7)

Ans: (c) a. The MIPS rate could be computed as following:

$$\text{MIPS rate} = I_c / T * 10^6$$

$$I_c = \text{MIPS rate} * T * 10^6$$

Now by computing the ratio of the instruction count of the IBM RS/6000 to the VAX 11/780 which is:

$$18 * 1x * 10^6 / 1 * 12x * 10^6$$

$$= 18 / 12$$

$$= \underline{1.5}$$

b. • Regarding to the VAX 11/780, the

$$\text{CPI} = 5\text{MHz} / 1 * 10^6$$

$$\text{CPI} = 5 * 10^6 / 1 * 10^6$$

$$\boxed{\text{CPI} = 5}$$

• Regarding to the IBM RS/6000, the

$$\text{CPI} = 25\text{MHz} / 18 * 10^6$$

$$\text{CPI} = 25 * 10^6 / 18 * 10^6$$

$$\boxed{\text{CPI} = 1.4}$$

(8)

Ans: (D) a. Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore, the following table be gotten:

Instruction Type	CPI	Instruction Mix
Arithmetic and Logic	1	60%
Load/store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	12	10%

$$\text{Average CPI} = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$$

Therefore, the CPI has been increased since the time for memory access is also increased.

$$b. \text{MIPS} = 400 / 2.64 = 152$$

There is a corresponding drop in the MIPS rate.

(9)

c. The speedup factor equals to the ratio of the execution times. The execution time is calculated as the following:

$$T = I_c / (\text{MIPS} * 10^6)$$

$$\text{For one processor, } T_1 = 2 * 10^6 / 178 * 10^6$$

$$T_1 = 11 \text{ms}$$

For the 8 processors, each processor executes $1/8$ of the 2 million instructions plus the 25,000

$$T_8 = \frac{2 * 10^6 / 8 + 0.025 * 10^6}{152 * 10^6}$$

$$T_8 = 1.8 \text{ms}$$

Therefore we have

$$\text{Speedup} = 11 / 1.8$$

$$\boxed{\text{Speedup} = 6.11}$$

d. By depending on the information given, it is not obvious how to quantify this effect in Amdahl's equation. Therefore, if it is supposed that the fraction of code, which is parallelizable, is $f = 1$, then Amdahl's law decreases to $\text{Speedup} = N = 8$. Therefore, the actual speedup

(10)

is only about 75% of the
theoretical speedup.

{The END}