



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ahmad Khan

ID# 14486


Dept: BS(CS)

(1)

paper: Computer Architecture

Q1:- Part (A)

Ans:-



Function of each sub-area:-

⇒ Instruction Sequence Unit (ISU):- Determine the Sequence in which instruction are executed in what is referred to as a superscalar architecture.

⇒ Instruction Fetch Unit (IFU):- Logic for fetching instructions.

⇒ Instruction Decode Unit (IDU):- The (IDU) is fed from the IFU buffers and is responsible for the passing and decoding of all \mathbb{Z} /Architecture operation codes.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haqir Ahmad Khan

ID# 14486

Dept: BS (CS)

(2)

paper: Computer Architecture

⇒ Load-store unit (LSU):-

It is responsible for handling all types of operand accesses of all lengths, modes and formats as defined in the Z/Architecture.

⇒ XU (translation unit):-

This unit translates logical address from instructions into physical address in main memory.

⇒ Fixed-point unit (FXU):-

The FXU executes fixed-point arithmetic operations.

⇒ Binary floating-point unit (BFU):-

The (BFU) handles all binary and hexadecimal floating-point operations as well as fixed-point multiplication operations.

⇒ Decimal floating-point unit (DFU):-

The DFU handles both fixed-point & floating-point operations on numbers that are stored as decimal digits.

⇒ Recovery Unit (RU):-

The RU keeps a copy of the complete state of the system that includes all registers, collects hardware fault, signals etc.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS(CS)

(3)

paper: Computer Architecture

⇒ Dedicated Co-processor (COP):-
The COP is responsible for the data compression and encryption function for each core.

⇒ I-Cache :-
This is a 64-KB L1 instruction cache, allowing IFU to prefetch instructions before they are needed.

⇒ L2 Control :-
This is a control logic that manages the traffic through the two L2 caches.

⇒ Data L2 :-
A 1-MB L2 data cache for all memory traffic other than instructions.

⇒ Instr-L2 :-
A 1-MB L2 instruction cache.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ul Khair Khan

ID# 14486

Dept: BSC(CS)

(4)

paper: Computer Architecture

Ans - part (B) :-

IAS operation :-

The IAS operates by repetitively performing an instructions cycle. Each instruction cycle consists of two sub-cycles.

① Fetch cycle :- During fetch cycle, the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR. This instruction may be taken from the IBR, or it can be obtained from memory by loading a word into the MBR, and then down to the IBR, IR and MAR.

② Execute cycle :- Control circuitry interprets the opcode and executes the instruction by sending out the appropriate control signals to cause data to be moved or an operation to be performed by the ALU.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS(CS)

(5)

paper: Computer Architecture

Ans - part (c) :-

Embedded System :-

The term embedded system refers to the use of electronics and software within a product as opposed to a general purpose computer, such as a laptop or desktop system. Today, many devices that use electric power have an embedded computing system.

Different embedded systems used in everyday life are!

cell phones, digital cameras, video cameras, calculators, microwave ovens, home security system, washing machine, lighting system, printer etc.

Ans - part (d) :-

Different desktop applications that require the great power of contemporary microprocessor based systems

- * Image processing
- * Three-dimensional rendering
- * Speech recognition
- * Video conferencing
- * Multimedia authoring
- * Voice and video annotation & files
- * Simulation modeling



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haris Ahmad Khan

Dept: BS (CS)

(6)

ID# 14486

Paper: Computer Architecture

Ans - part (E) :-

The techniques used in contemporary processors to increase speed are following.

⇒ Pipelining :- Pipelining enables a processor to work simultaneously on multiple instructions by performing a different phase for each of the multiple instructions at the same time.

⇒ Branch Prediction :- Branch prediction potentially increases the amount of work available for the processor to execute.

⇒ Superscalar Execution :- This is the ability to issue more than one instruction in every processor clock cycle. In effect, multiple parallel pipelines are used.

⇒ Data flow analysis :- The processor analyzes which instructions are dependent on each other's result, or data, to create an optimized schedule of instructions.

⇒ Speculative execution :- This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS (CS)

(7)

paper: Computer Architecture

Ans-part (F):-

The problems created due to increase in clock speed and logic density & the processor are;

Power:- As the density of logic and the clock speed on a chip increase, so does the power density the difficulty of dissipating the heat generated on high-density, high speed chips is becoming a serious design issue.

RC delay:-

The speed at which electrons can flow on a chip between transistor is limited by the resistance and capacitance of the metal wires connecting them, specifically, delay increases as the RC product increases.

Memory Latency and throughput:-

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haseeb Ahmad Khan

ID# 14436

Dept: Bs (CS)

(8)

paper: Computer Architecture

Ans - part (3) :-

Consider a program running on a single processor such that a fraction $(1-f)$ of the execution time involves code that is inherently sequential, and a fraction f of that involves code

that is infinitely parallelizable with no scheduling overhead. Let T be the total execution time of the program using a single processor. Then the speedup using a parallel processor with N processors that fully exploit the parallel portion of the program is as follows;

$$\text{Speedup} = \frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$$

$$\text{Speedup} = \frac{T(1-f) + Tf}{T(1-f) + \frac{Tf}{N}} = \frac{1}{(1-f) + \frac{f}{N}}$$



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haris Ahmad Khan

ID# 14486

Dept: BS (CS)

(a)

paper: Computer Architecture

Ans - part (H) :- The use of multiple processors on the
Multicores:- Same chip, also referred to as multiple
Cores or multicore.

Provides the potential to increase performance without
increasing the clock rate.

- If the software can support the effective use of multiple processors then doubling the number of processors almost double performance.
- Two core chips were quickly followed by four-core chips, then 8, then 16, and so on.

MIC :-

The leap in performance as well as the challenges in developing software to exploit such a large number of cores has led to the introduction of new term called many integrated core (MIC).

- The multicore and MIC strategy involves a homogenous collection of general-purpose processors on a single chip.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS(CS)

(10)

paper: Computer Architecture

GPU's :-

A GPU is a core designed to perform parallel operations on graphics data. It is found on a plug-in graphics card.

- It is used to encode and render 2D and 3D graphics as well as process video.
- GPUs perform parallel operation on multiple sets of data, they are increasingly being used as vector processors for a variety of applications that require repetitive computations.

Ans-part (I):-

QuickPath Interconnect (QPI) Protocol Layer:-

- In this layer, the packet is defined as the unit of transfer.
- The packet contents definition is standardized with some flexibility allowed to meet differing market segment requirements.
- One key function performed at this layer is a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS (CS)

(11)

paper: Computer Architecture

Ans - part (d) :-

Physical and logical Architecture of PCIe :-

⇒ Root complex :-

It is also called "chipset" or host bridge which connects the processor and memory subsystem to the PCI Express Switch fabric. Comprising one or more PCIe and PCIe switch devices.

- The root complex acts as a buffering device to deal with difference in data rates between I/O controllers and memory and processors components.

PCIe links from the chipset may attach to the following. Kinds of devices that implement PCIe:

Switch :- The switch manages multiple PCIe streams.

PCIe endpoint :- An I/O device or controller that implements PCIe. Such as a Gigabit ethernet switch, graphics, disk interface etc.

Legacy endpoint :- Legacy endpoint category is intended for existing designs that have been migrated to PCI Express, and it allows legacy behaviors. Such as use of I/O space and locked transactions.

PCIe/PCI bridge :- Allows older PCI devices to be connected to the PCIe-based systems.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Haseeb Ahmad Khan

ID# 14486

Dept: BS(CS)

(12)

paper: Computer Architecture

Q2 - Part (A) :-

Ans:- Structural Components of Computer:-

There are four main structure components of Computer

(1) Central processing unit (CPU) :-

It controls the operation of the computer and performs its data processing functions: often simply referred to as "processors"

(2) Main memory :-

It can store data

(3) I/O :-

It moves data between the computer and its external environment.

(4) System Interconnecting :-

Some mechanism that provides for communication among CPU, main memory and I/O. A common example of system interconnection is by means of a "system bus".



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ahmed Khan

ID# 14486

Dept: Bs (cs)

paper: Computer Architecture

(13)

Ans - part (B) :- The characteristics of computer family are as follows :-

Similar or identical instruction set :-

In some cases, the lower end of the family has an instruction set that is a subset of that of the top end of the family. This means that programs can move up but not down.

Similar or identical operating system :-

The same basic operating system is available for all family members.

Increasing speed :-

The rate of instruction execution increases in going from lower to higher family members.

Increasing number of I/O ports :-

The number of I/O ports increases in going from lower to higher family members.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Haqmat Ahmad Khan

Dept: BS(CS)

ID# 14486

paper: Computer Architecture

(14)

Increasing memory size:-

The size of main memory increases in going from lower to higher family members.

Increasing Cost:-

At a given point in time, the cost of a system increases in going from lower to higher family members.

Ans - part (c) :-

Stored program computer:-

A fundamental design approach first implemented in the IAS computer is known as the "Stored-program Concept". This idea is usually attributed to the mathematician John von Neuman.

The first publication of the idea was in a 1945 proposal by von Neuman for a new computer the EDVAC (Electronic Discrete Variable Computer) in 1946, von Neuman and his colleagues began the design of a new stored-program computer. It referred to as the IAS computer at the Princeton Institute for Advanced Studies, it consist of;



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haseeb Ahmad Khan

ID# 14486

Dept: BS (CS)

(15)

paper: Computer Architecture

→ A main memory, which stores both data and instructions.

→ An arithmetic and logic unit (ALU) capable of operating on binary data.

Ans - part (D) :-

Moose's Law :- The famous Moose's Law which was proposed by Gordon Moore, Co-founder of Intel, in 1965. Moore observed that the number of transistors that could be put on a single chip was doubling every year, and correctly predicted that this pace would continue into the near future. The consequences of Moose's Law are:

- 1) The cost of computer logic and memory circuitry has fallen at a dramatic rate.
- 2) The computer becomes smaller, making it more convenient to place in a variety of environments.
- 3) There is a reduction in power requirements.
- 4) The interconnections on the integrated circuit are much more reliable than solder connections.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS (CS)

(/6)

paper: Computer Architecture

Ans - part (E) :-

Instruction Cycle state diagram :-

The states in instruction cycle state diagram are follows;

⇒ Instruction address calculation (IAC) :-

Determine the address of the next instruction to be executed. Usually, this involves adding a fixed number to the address of the previous instruction.

⇒ Instruction fetch (IF) :-

Read instruction from its memory location into the processor.

⇒ Instruction operation decoding (IOD) :-

Analyze instruction to determine type & operation to be performed and operand(s) to be used.

⇒ Operand address calculation (OAC) :-

if the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.

⇒ Operand fetch (OF) :-

Fetch the operand from memory or read it in form I/O.

⇒ Data operand (DO) :-

perform the operation indicated in the instruction.

⇒ Operand Store (OS) :-

write the result into memory or out to I/O.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: Bs (CS)

(17)

paper: Computer Architecture

Ans - part (F) :- Classes of Interrupts

⇒ Program :- It is generated by some condition that occurs as a result of an instruction execution such as arithmetic overflow, division by zero attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.

⇒ I/O :- It is generated by an I/O controller to signal normal completion of an operation request service from the processor, or to signal a variety of error conditions.

⇒ Timer :- It is generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.

⇒ Hardware Failure :- It is generated by a failure such as power failure (or) memory parity error.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat ahmad Khan

ID# 14486

Dept: BS (CS)

(18)

paper: Computer Architecture

Ans - part (a) :-

Bus Interconnection Scheme :- The most common computer interconnection structure are based on the use of one or more system buses.

A system bus consists typically of about fifty to hundreds of separate lines. The lines can be classified into three functional groups; data address and control lines.

⇒ Data lines :-


The data lines provide a path for moving data among system modules. These lines, collectively are called the "data bus". The data bus may consist of 32, 64, 128 (or) greater separate lines.

⇒ Address lines :-

The address lines are used to designate the source on the data bus. The width of the address bus determines the maximum possible memory capacity of the system.

⇒ Control Lines :-

The control lines are used to control the access to and the use of the data and address lines, because the data and address lines are shared by all components.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hameed Ahmad Khan

ID# 14486

Dept: BS (CS)

(19)

paper: Computer Architecture

Q3 - part (A) :-

Ans :-

Computer Organization	Computer Architecture
<ul style="list-style-type: none">• Computer organization refers to the operational units, and their interconnections that realize the architecture specifications.	<ul style="list-style-type: none">• Computer architecture refers to those attributes put another that have direct impact on the logical execution of a program.• A term that is often used interchangeably with computer architecture is "instruction set architecture".

part (B) :-

CISC :-

The current x86 offering represents the result of decades of design effort on "Complex Instruction Set Computers" (CISC).

The x86 incorporates the sophisticated design principles once found only on mainframes and super-computers and serves as an excellent example of CISC.

RISC :-

An alternative approach to processor design is the "Reduced Instruction Set Computer" (RISC).

The ARM architecture is used in a wide variety of embedded systems and is one of the most powerful and best-designed RISC-based systems on the market.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ahmad Khan

ID# 14486

Dept: Bs (CS)

paper: Computer Architecture

(20)

Ans - part (c) :-

Microprocessors :-

A microprocessor chip includes register, an ALU, & some sort of control unit or instruction processing logic. As transistor density increased, it became possible to increase the complexity of the instruction set architecture and ultimately to add memory and more than one processor. Microprocessors include multiple cores and little amount of cache memory.

Microcontroller :-

A microcontroller is a single chip that contains the processor, non-volatile memory for the program (ROM), volatile memory for input and output (RAM), a clock and an I/O control unit. The processor portion of the microcontroller has a much lower silicon area than other microprocessors and much higher energy efficiency.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Mahmood Khan

ID# 14426

Dept: BS (CS)

(21)

paper: Computer Architecture

Ans - part (D) :-

Cortex-A :-

The Cortex-A and Cortex-A50 are application processors. intended for mobile devices such as smart phones and ebooks readers, as well as consumer devices such as digital TV and home gateways.

Cortex-R :-

The Cortex-R is designed to support real-time applications in which the timing of events needs to be controlled with rapid response to events. They have run at a fairly high clock frequency and have very low response latency.

Cortex-M :-

Cortex-M series processors have been developed primarily for the microcontroller domain where the need for fast highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible power consumption.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ahmed Khan

ID# 14486

Dept: Bs(CS)

(22)

paper: Computer Architecture

Ans - part (E):-

- In the interrupt cycle the processor checks to see if any interrupt has occurred indicated by the presence of an interrupt signal.
- If no interrupts are pending, the processor proceeds to the fetch cycle and fetches the next instruction of the current program.

Ans - part (F):-

Disabled Interrupt:- A disabled interrupt simply means that the processor can and will ignore that interrupt request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupts. When user program is executing and an interrupt occurs, interrupts are disabled immediately.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat ahmad Khan

ID# 14486

Dept: Bs(CS)

(23)

paper: Computer Architecture

Nested Interrupt :-

nested interrupt is to allow interrupt of higher priority to cause a lower-priority interrupt handler to be itself interrupted. A user program begins at $t=0$. At $t=10$ a printer interrupt occurs. User information is placed on the system stack and execution continues at the printer.

Ans - part (a) :-

Programming in Hardware :-

The program is in the form of hardware and is termed as "hardware program". Suppose we construct a general purpose configuration of arithmetic and logic functions. This set of hardware will perform various functions on data depending on control signal applied to the hardware.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Haqeeb Ahmad Khan

ID# 14486

Dept: BS(ES)

(24)

paper: Computer Architecture

Programming in Software :-

The new method of codes or instructions is called Software programming

In this method, programming is much easier. Instead of rewiring the hardware for each new program, all we need to do is provide a new sequence of codes. Each code is in effect an instruction and part of the hardware interprets each instruction and generates control signals.

Q4 - part (A)

Ans The simple way to understand this problem. Give instructions are divided into two 8-bit instructions, LH and RH.

LH instruction = 010FA
opcode = 01
address = 0FA

RH instruction = 210FB
opcode = 21
address = 0FB

Since this is in hexadecimal form, you have to convert this number to binary form.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Ahmad Khan

ID# 14486

Dept: Bs (cs)

(25)

paper: Computer Architecture

LH instruction:-

01 = 00000001 = LOAD M(x)

M(x) refers to the memory address location 0FA
The first 5 bits & 08A should read-LOAD M(0FA)

RH instruction:-

21 = 00100001 = STOR M(x)

M(x) refers to the memory address location 0FB
The second 5 bits & 08A should read-STOR M(0FB)

Finally the assembly language code for 08A
010FA 210FB is

LOAD M(0FA)

STOR M(0FB)

(2) given are divided up into two 5 bit instruction
LH and RH

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 0F08D

OP Code = 0F

address = 08D



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS(CS)

(26)

paper: Computer Architecture

Convert a number into binary form

LH instructions:-

$$01 = 0000001 = \text{LOAD } M(x)$$

$M(x)$ refers to memory address location 0FA

The first 8 bits of 08B should read-LOAD $M(0FA)$

RH instructions:-

$$0F = 00001111 = \text{Jump} + M(x, 0:19)$$

refers to memory address location 08D

The second 8 bits of 08B should read-Jump
+ $M(08D, 0:19)$

at least the assembly language code for

08B 010FA0F08D is;

LOAD $M(0FA)$

Jump + $M(08D, 0:19)$



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Haqul Ahmad Khan

ID# 14486

Dept: BS(CS)

(27)

paper: Computer Architecture

(3) Content are divided into two 8-bit instructions,

LH instruction = 020FA

opcode = 02

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

This uses hexadecimal form, to convert the number to binary form.

LH instruction:-

02 = 00000010 = LOAD-M(x)

M(x) refers to the memory address location 0FA

The first 8 bits of OBC should read - LOAD-M(0FA)

RH instruction:-

21 = 00100001 = STOR M(x)

M(x) refers to the memory address location 0FB

The second 8 bits of OBC should read - STOR M(0FB)

Assembly language code for OBC 020FA210FB

is LOAD - M(0FA)

STOR - M(0FB)



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS (CS)

(28)

paper: Computer Architecture

- (b)
- (1) In O8A address, the $M(OFA)$ transfer to the accumulator and transfer content of accumulator to memory location OFB.
 - (2) In O8B address, The $M(OFB)$ transfer to the accumulator and take next instruction from left half of $M(O80)$.
 - (3) In O8C address, the $-M(OFA)$ transfer to the accumulator and transfer content of accumulator to memory location OFB.

Ans (c):- Effective CPI :-

$$CPI = (1 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haseeb Ahmad Khan

ID# 14486

Dept: BSCS

(29)

paper: Computer Architecture

MIPS Rate:-

$$\text{mips rate} = 60 \text{ Hz} / 1620 \times 10^6$$

$$\text{mips rate} = 60 \times 10^6 / 1620 \times 10^6$$

$$\text{//} = 60 \text{ Hz} / 1620$$

$$\text{//} = 0.037$$

Execution Time:-

$$T = I_c / (\text{MIPS} \times 10^6)$$

$$T = 104000 / (0.037 \times 10^6)$$

$$T = 104000 / 37 \times 10^3$$

$$T = 2811 \times 10^{-3}$$

$$T = 2.811 \text{ sec}$$



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haseeb Ahmad Khan

ID# 14496

Dept: Bs(CS)

(30)

paper: Computer Architecture

Ans - (D) :-

(a) Since we have same instruction mix. that means the additional instruction for each task could be allocated appropriately between the instruction types. Therefore, the following table be got.

Instruction type	CPI	Instruction mix
Arithmetic and logic	1	60.0%
Load/store with cache hit	2	18.0%
Branch	4	12.0%
memory reference with cache miss	12	10.0%

$$\text{The average CPI} = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1)$$

$$\Rightarrow \text{CPI} = 2.64$$

Therefore, The CPI has been increased since the time for memory access is also increased.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haris Ahmad Khan

ID# 14486

Dept: BS(CS)

(31)

paper: Computer Architecture

$$(b) \text{ MIPS} = 400 / 2.64 = 152$$

There is a corresponding drop in the MIPS rate.

(c) The speedup factor equals to the ratio of the execution times.

The execution time is calculated as the following

$$I = I_c / (\text{MIPS} \times 10^6)$$

$$\text{For one processor, } T_1 = (2 \times 10^6) / (178 \times 10^6)$$

$$T_1 = 11 \text{ ms}$$

For 8 processor, each processor executes 1/8 of the 2 million instructions plus the 25,000

$$T_8 = \frac{2 \times 10^6 / 8 + 0.025}{152 \times 10^6}$$

$$T_8 = 1.8 \text{ ms}$$

$$\text{Speedup} = \frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N: \text{ parallel processors}}$$

$$\text{speedup} = 11 / 1.8$$

$$\text{Speedup} = 6.11$$



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayed Ahmad Khan

ID# 14486

Dept: BS (CS)

(32)

paper: Computer Architecture

(d) By depending on the information given, it is not obvious how to quantify this effect in Amdahl's Equation. Therefore if it is supposed that the fraction of code, which is parallelizable, is $f=1$ then Amdahl's Law decreases to speedup $N=8$. Therefore the actual speedup is only about 75% of the theoretical speedup.

Ans - part (E) :-

Six steps:-

(1) \Rightarrow The PC contains 300, the address of the first instruction. This value is loaded into the MAR.

\Rightarrow The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR. and the PC is incremented. These two steps can be done in parallel.

\Rightarrow The value in the MBR is loaded into the IR.

(2) \Rightarrow The address portion of the IR (940) is loaded into the MAR.

\Rightarrow The value in location 940 is loaded into the MBR.

\Rightarrow The value in the MBR is loaded into the ALU.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hayat Ahmad Khan

ID# 14486

Dept: BS(CS)

paper: Computer Architecture

(33)

- (3) ⇒ The value in the PC(301) is loaded into the MAR.
⇒ The value in Location 301 (which is the instruction with the value 9941) is loaded into the MBR and the PC is incremented.
⇒ The value in the MBR is loaded into the IR.
- (4) ⇒ The address portion of the IR (941) is loaded into the MAR.
⇒ The value in Location 941 is loaded into the MBR.
⇒ The old value of the AC and the value of Locations MBR are added and the result is stored in the AC.
- (5) ⇒ The value in the PC(302) is loaded into the MAR.
⇒ The value in Location 302 (which is the instruction with the value 2941) is loaded into the MBR, and the PC is incremented.
⇒ The value in the MBR is loaded into the IR.
- (6) ⇒ The address portion of the IR (941) is loaded into the MAR.
⇒ The value in the AC is loaded into the MBR.
⇒ The value in the MBR is stored in Location 941.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawer

Student: Hanif Ahmad Khan

ID# 14426

Dept: Bs(CS)

(34)

paper: Computer Architecture

Ans - part (F):-

(a) $2^{24} = 16 \text{ MBytes}$

(b) \Rightarrow if the local address bus is 32 bits, the whole address can be transferred at once and decoded in memory. However, because the data bus is only 16 bits, it will require 2 cycles to fetch a 32-bit instruction or operand.

\Rightarrow The 16 bits of the address placed on the address bus can't access the whole memory.

(c) The program counter must be at least 24 bits. Typically, a 32-bit microprocessor will have a 32-bit external address bus and a 32-bit program counter, unless a chip segment register is used that may work with smaller program counter. If the instruction register is to contain the whole instruction, it will have to be 32-bit long; if it will contain only the op code (called op code register then it will have to be 8 bits long.



IQRA NATIONAL UNIVERSITY
Phase II, Hayatabad Peshawar

Student: Haris Ahmad Khan

ID# 14486

Dept: BS(CS)

(35)

paper: Computer Architecture

Ans - part (a) :-

A bus cycle takes $0.25 \mu\text{s}$, so a memory cycle takes $1 \mu\text{s}$. If both operands are even aligned, it takes $2 \mu\text{s}$ to fetch the two operands. If one is odd aligned, the time required is $3 \mu\text{s}$. If both are odd aligned, the time required is $4 \mu\text{s}$.