




Q1



Solution:

The output expression for the circuit is developed in SOP form indicates that the output is High when A is Low and C is High or when B is Low and C is High or when C is Low and D is High.

2
Page




$$b_1 = b_2 \oplus g_1 = 1 \oplus 1 = 0$$

$$b_0 = b_1 \oplus g_0 = 0 \oplus 1 = 1$$


Binary: 1011

Method 2: (Gray code to binary)



Binary 1101

Q6 Draw Logic diagram for 4 bit active low decoder.



Now Putting given value and finding
output Y

S ₀	S ₁	output	Data input
S ₀ = 1	S ₁ = 0	Y =	D ₂ = 0
S ₀ = 0	S ₁ = 1	Y =	D ₁ = 1
S ₀ = 1	S ₁ = 1	Y =	D ₃ = 1
S ₀ = 0	S ₁ = 0	Y =	D ₀ = 0

Q5 Show the logic required to convert a 4-bit Gray code to binary and use that logic to convert the following Gray code word to binary 1011

Gray code : 1011

Method 1: (Gray code to Binary)

$$b_3 = g_3 = 1$$

$$b_2 = b_3 \oplus g_2 = 1 \oplus 0 = 1$$

Q2: For the 4-input multiplexer data input are $D=0, D=1, D_2=0, D_3=1$
Find output y if

$S_0=1 \quad S_1=0$

$S_0=0 \quad S_1=1$

$S_0=1 \quad S_1=1$

$S_0=0 \quad S_1=0$

Sol. A 4x1 Mux has 4 input lines (D_0, D_1, D_2, D_3) two select input (S_0 and S_1) and one output line.

if $S_1, S_0 = 00$ then $y = D_0$

if $S_1, S_0 = 01$ then $y = D_1$

if $S_1, S_0 = 10$ then $y = D_2$

if $S_1, S_0 = 11$ then $y = D_3$

Data input

S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Q4

Determine the $A = B$, $A > B$, and $A < B$ outputs for the input numbers shown on the comparator in figure 6-22.




FIGURE 6-22

Solution

The number on the A inputs is 0110 and the number on the B

7


Page


inputs is 0011. The $A > B$ output is HIGH and the ~~output~~ other outputs are LOW.

send binary bit well after




(3) The stop condition for all the bits.

Q8 Determine the Q waveform relative to the clock if the signals showing in Figure 04 applied to the inputs of the J-K flip-flop. Assume that Q is initially Low.





Q9: Draw Logic B dining diagram for 4-stage synchronous binary counter. Verify waveform of a output.



11
Page

the logic diagram for frequency divider

Using 3 J-K flip-flops and assume

16 kHz frequency of the initial wave-form.


the Negative edge-triggered J-K flip-flops are used for illustration. Both

flip-flops are initially Reset. Flip-flops

A toggles on the going transition of each clock pulse. The

Q output of flip flop A clocks flip flop B so each time

Q_A makes a High. Show in the diagram.



The Answer is 1001